

	N65-2770	
602		(THRU)
PORM 6	(ACCESSION NUMBER)	(CODE)
PACILITY P	(PAGES)	(CATEGORY)

GPO PRICE \$ \_\_\_\_\_\_

OTS PRICE(S) \$ \_\_\_\_\_

Hard copy (HC) (1-00)
Microfiche (MF) (MF)

JET PROPULSION LABORATORY

CALIFORNIA INSTITUTE OF TECHNOLOGY

PASADENA. CALIFORNIA

# DIGITAL LOGIC FAMILY STUDY

August 1964

Final Report

Document # 64-SD-4331

This work was performed for the Jet Propulsion Laboratory, California Institute of Technology, sponsored by the National Aeronautics and Space Administration under Contract NAS7-100.

Jet Propulsion Laboratory 4800 Oak Grove Drive Pasadena, California



SPACECRAFT DEPARTMENT

A Department of the Missile and Space Division

Valley Forge Space Technology Center
P. O. Box 8555 • Philadelphia, Penna. 19101

#### DIGITAL LOGIC FAMILY STUDY

August 1964

Final Report

Document # 64-SD-4331

Jet Propulsion Laboratory 4800 Oak Grove Drive Pasadena, California



P. O. Box 8555 . Philadelphia, Penna. 19101

## TABLE OF CONTENTS

	Page #
FORWARD	
LIST OF ILLUSTRATIONS	
INTRODUCTION	1
DESIGN EVOLUTION	2
A. CIRCUIT SPECIFICATIONS AND LOGIC RULES	12
B, NAND	17
1. NAND D.C. ANALYSIS	17
a. Computer Run #1 Conclusions	20
b. Computer Run #2 Conclusions	23
c. Computer Run #3 (Final) Conclusions	25
2. NAND TRANSIENT ANALYSIS	27
a. Storage Time	27
b. Fall Time	29
c. Delay Time (turn on)	40
d. Rise Time	41
e. Delay Time (turn off)	46
C. FLIP FLOP	52
1. F/F D.C. ANALYSIS	55
a. Computer Run #4 - 500K.C. Flip Flop	55
b. Final Computer Analysis - Flip Flop	59
i. Computer Run #5 (500K.C. <u>+</u> 15% P.S.)	
ii. Computer Run #6 (500K.C. ±5% P.S.)	
iii. Computer Run #7 (50K.C. <u>+</u> 15% P.S.) iv. Computer Run #8 (50K.C. +5% P.S.)	•

				Page #
2. F	/F	TRAN	NSIENT ANALYSIS	68
а		Inne	er F/F	69
		1.	Calculation of IB2	69
		2.	Storage Time	71
		3.	Turn off time	72
ъ	٠.	Buf	fer Stages	77
		1.	Storage Time	77
		2.	Fall Time	78
		3.	Rise Time	88
		4.	Delay Time	92
3, F	F/F	TRI	GGERING	98
4. F	r/F	REP	ETITION RATE	107
REFERENCE	<u>ES</u>			
Appendix	A	- (	Glossary	115
Appendix	В	-	Explanation of Computer Format and Runs	118
Appendix	С	-	Computer Runs	124
Appendix	D	-	Part Data and Megsurements of Circuit Perform	mance 215
Appendix	E	-	General Transient	<b>2</b> 45
Appendix	F	-	Analysis of a ramp driving an RC	251

### FORWARD

Presented in this report is the work that was completed by the General Electric Company for the six week period beginning

June 8, 1964 in accordance with JPL Order # 950930, Req. No. 028814 of June 22, 1964.

The contract was essentially for the study and design of a digital logic family using a computer.

The principal contributors to this report are:

- D. F. Hoeschele
- G, E. Huffman

# List of Illustrations

Figures	
1	Nand Configuration
2	Initial F/F Configuration
3	Nand "ON" Equivalent Circuit
4	Nand "OFF" Equivalent Circuit
5	Nand $t_f$ versus F/F inputs (5% and 15% P.S.)
6	Nand t <sub>f</sub> versus F/F inputs and capacitor loading (5% and 15% P.S.)
7	Nand $t_{fN}$ versus number loads (5% and 15% P.S.)
8	Nand $t_{fN}$ versus number loads and capacitive loading (5% and 15% P.S.)
9	Nand t <sub>r</sub> versus number loads (15% P.S.)
10	Nand $t_r$ versus number loads and capacitive loading (15% P,S,)
11	Nand tr versus number loads (5% P.S.)
12	Nand $t_r$ versus number loads and capacitive loading (5% P.S.)
13	Nand t <sub>od</sub> versus D.C. and capacitive loading (15% P.S.)
14	Nand tod versus D.C, and capacitive loading (5% P.S.)
15	Final F/F configuration
16	F/F Equivalent circuit

### Figures 50KC F/F 17 18 F/F configuration for Transient Analysis 19 Transient F/F equivalent circuit 20 F/F t<sub>f</sub> versus F/F inputs (5% and 15% P.S.) 21 F/F t<sub>f</sub> versus F/F inputs and capacitive loading (5% and 15% P.S.) 22 F/F t<sub>fN</sub> versus D.C. loads and capacitive loading (5% and 15% P.S.) 23 F/F tr versus number loads (15% P.S.) F/F tr versus number loads and capacitive loading 24 (15% P.S.)F/F tr versus number loads (5% P.S.) 25 F/F tr versus number loads and capacitive loading 26 (5% P.S.) 27 Triggering equivalent circuit 28, 29 Nominal Triggering Worst Case Triggering $\pm 15\%$ P.S. $t_r = 200$ nsec. 30 Worst Case Triggering $\pm 15\%$ P.S. $t_r = 275$ nsec. 31 Worst Case Triggering $\pm 5\%$ P.S. $t_r = 200$ nsec. 32 Worst Case Triggering $\pm 5\%$ P.S. $t_r = 275$ nsec. 33

Transient Circuit

34

#### INTRODUCTION

This report details the analytical design and testing of a Flip-Flop and Nand gate suitable for use in many spacecraft electronic subsystems. The analysis is shown for a 500 K.C. and 50 K.C. Flip-Flop and a Nand gate. Particular emphasis has been placed on using reliable parts, assuring operation under all worst case assumptions and conditions, and in minimizing the power dissipation of the circuits. The report contains the electrical specifications of the circuits under the environmental and power supply voltage variations they can tolerate, and the logical rules to be applied when using them. Piece part characteristics and tolerances are shown and when critical to circuit operation are specially specified, if not covered in the standard piece part specification. A digital computer (Autonetics - Recomp II) was used in the D.C. analysis to determine, fan-out, input and output currents and critical bias voltages in the circuits. The complete computer analyses, along with descriptions, have been included. transient analysis using charge techniques has been used to determine circuit delay, rise and fall times. To prove the validity of the analytical D.C. and transient approaches taken in the circuit design, measurements have been made under given operating conditions. measurement data is compared against the computed values, with a general good agreement existing between data measured and values computed.

#### **DESIGN EVOLUTION**

The design evolution of the Flip-Flop and Nand circuits from the first configuration considered to the final design is discussed to give the possible circuit user a better understanding of the how and why of the circuit configurations and the part values used. It may also help the user avoid pitfalls that could occur by his removing or changing parts that might not seem critical.

The performance goals for these circuits were that they be able to operate at a 500K.C. repetition rate with the Nand requiring about 5 mw and the Flip-Flop 10 mw of power. Their operation was to be guaranteed over the temperature range of -10°C to +80°C and with input power supply voltage variations of up to ±15%. The complexity of the circuits was to be kept to a minimum and only high reliability parts used throughout the designs to assure maximum reliability. On circuit fan out capability, it was at first specified that the Flip-Flop and Nand outputs should each be able to drive the inputs to 10 other Flip-Flops or Nands. It was found possible within the power limitations to drive 10 Nand inputs. However, when considering Flip-Flop inputs the A.C. triggering current required added to the input current so that only 4 Flip-Flops could be driven by a Nand or Flip-Flop. Rather than increase circuit power dissipation to drive more Flip-Flops, it was agreed that an ability to drive 4 Flip-Flop inputs was satisfactory. In addition to the Flip-Flop and Nand input


loads, the ability to drive stray line capacitance was a requirement. An average capacitance of 50 pf per foot with an average line length of 6 inches seemed a reasonable assumption. In the transient analysis the response versus load is shown graphically so that the response at any given D.C. and capacitive load can easily be determined.

The Nand configuration (Figure 1) initially considered, was the same as the final configuration used throughout the design. keep the number of different types of parts used to a minimum, the first Nand circuit considered used diodes of one type throughout. initial rough worst case calculation of the OFF bias on the base of the transistor of the Nand showed that under certain conditions when the transistor was supposed to be biased OFF, it would actually become biased ON. Rather than add a third diode which would reduce the efficiency and reliability, it was decided to investigate using different types of diodes. What was needed was a high conductance diode (D<sub>3</sub>) to perform the input gating function and a low conductance diode for the series diodes  $D_1$  and  $D_2$ . Of the diodes supplied by Fairchild to JPL, the FD643 was considered for the high conductance requirement and the FD306 as the low conductance diode. Using data supplied by Fairchild, a worst case analysis showed that if the diodes were specified at their operating points, the OFF condition

of the Nand transistor could be guaranteed under all electrical and environmental conditions. This being the case, the use of two types of diodes in the Nand was decided upon. Also early in the design of the Nand, the use of a 60,000 ohm resistor R2 was considered in place of the 100,000 ohm resistor initially used. The lower value 60,000 ohms was considered since it would result in a larger forward voltage drop across the diodes  $\mathbf{D}_1$  and  $\mathbf{D}_2$  because of the larger bias current. This would result in an even safer worst case voltage existing on the base of  $\mathbf{Q}_1$ , when  $\mathbf{Q}_1$  is to be in the OFF condition. However, in reducing to 60K, it was found that the required fan-out of 10 Nand loads could not be achieved. R2 was then given its original value of 100K and all final analyses in this report are based on the 100K value for R2. With R2 having a value of 100K, it has been found that in the worst case, the Nand can have a fan out of 10. Also, when the gate inputs are such as to require  $\mathbf{Q}_1$  to be in the OFF condition,  $Q_1$  is guaranteed OFF under the worst operating conditions. In the initial design,  $R_1$  of the Nand had a value of 5.6K ohms. the computer D.C. analyses, it was found that larger values than 5.6K ohms could be used for  $R_1$  and still meet the fan-out of 10 requirement. A value of 6.2K ohms was chosen since it resulted in a lower power dissipation as well as adequate transient response of the Nand.

\*with reasonable transistor current gains

Q, 2N914 D, D, FD306 D3, D4 FD643



The initial Flip-Flop design considered was as shown in Figure 2. With the particular arrangement of R5 and R9 and considering when the side of the Flip-Flop containing Q1 is on, there is a forward bias existing across diode  $D_3$  under certain operating conditions. This is especially true for maximum load on  $Q_1$ . This means that a very small noise pulse appearing at the input could trigger the Flip-Flop, To avoid this,  $R_5$  and  $R_9$  were rearranged to provide a voltage, called  $V_T$  in the analysis, which results in a back bias appearing across the input diode D3. The early triggering analysis showed that under given conditions, the 47 micro-micro farad input capacitors were insufficient to guarantee triggering of the Flip-Flop by worst case input signals. The input capacitors were therefore raised to 75 micro-micro farads each, making triggering certain under all conditions. The enabling resistors  ${\tt R}_{\tt 5}$  and  ${\tt R}_{\tt 9},$  and  ${\tt R}_{\tt 6}$  and  ${\tt R}_{\tt 10}$  along with the input resistors  $\mathbf{R}_{11}$  and  $\mathbf{R}_{12}$  were changed in value to result in 500KC repetition rate of the Flip-Flop with minimum possible dissipated power in these resistors. Referring to resistors  $R_{13}$  and  $R_{14}$ , it was at first decided to eliminate these resistors since they did not materially enhance the transient response of the internal Flip-Flop. This is true because the turn-off current that does the Flip-Flop switching is supplied through diodes  $D_3$  or  $D_4$ . However, in the subsequent computer analyses, it was found that the OFF condition of  $\mathbf{Q}_{\mathbf{I}}$ or of  $Q_4$  could not be guaranteed under worst case conditions. Looking at the side of the Flip-Flop containing  $Q_3$  and  $Q_4$  as the OFF side,

<sup>\*</sup>Figure 2-A - Final Flip-Flop Configuration




Fig. 2

F/F Final Configuration

the OFF-base voltage on the base of  $\mathbf{Q}_4$  would be determined as follows. When  $\mathbf{Q}_4$  is in the OFF condition,  $\mathbf{Q}_3$  acts as an emitter follower because of the resistor tied to its emitter. This being the case, voltage at the emitter of  $Q_3$  is determined by the sum of the base to emitter voltage of Q1 plus the collector to emitter saturated voltage of Q2 minus the forward diode drop of diode  $\mathrm{D}_1$  and minus the base to emitter drop of the emitter follower transistor Q3. Under worst case operating conditions, that is, end of life and high temperature and assuming a very high current gain for transistor Q3 even though its operating in the low collector current range i.e.,  $\rm I_{c} \approx 30~micro\text{-amps}$  , and assuming the maximum high temperature end of life leakage for diode D4, it is possible for the leakage current through D4 to supply all of the required base current for transistor Q3. Under these conditions, the leakage current through  $D_{4}$  into the base of the high beta transistor  $Q_{3}$  causes the base and therefore, the emitter of  $Q_3$  to rise in the positive In the worst case, diode  $D_1$  can actually become back biased and the emitter of  $Q_3$  (also the base of  $Q_4$ ) sets at a positive voltage significantly above that required to put  $Q_4$  in an undesirable active region of operation. To circumvent this possibility, and to keep the circuit efficiency as high as possible, the possibility of adding a resistor from the base to emitter of  $Q_2$  and one across the base emitter junction of  $Q_3$  was investigated. A value higher than 100K ohms could have been used but since 100K ohms resistors are already used in the

circuit, this value was chosen. With 100K ohms, a forward bias is guaranteed through D1 or D2 even considering the maximum end of life leakage current through diode D3 or D4. The forward drop across diode D<sub>1</sub> or D<sub>2</sub> is of sufficient magnitude to result in a forward voltage on the base of Q4 or Q1 of less than + 0.3 volts. The approach is acceptable because from much past data on the base to emitter voltage of epitaxial transistors at the edge of conduction along with measured data taken on 2N914 transistors during this study period, the + 0.3 volts forward bias for non-conduction is conservative. Putting the 100K resistor across the base to emitter junction had another desirable advantage in that it did not decrease the efficiency of the circuit. By this is meant that the current through the 100K resistor is all delivered to the base of the buffer transistors for driving output If they were connected from the base of the in-board flip-flop transistor to Vb, it would result in the loss of about 40 micro-amps of drive current to the inputs of the buffer transistor Q1 and Q4. Multiplying this 40 micro-amps by the minimum beta of the outboard transistors of 25 results in a loss of load driving current of about 1 milliamp. Also for a given load that can be driven, triggering of the flip-flop would be more difficult, since for that given load if  $R_{13}$  and  $R_{14}$  were returned to -V<sub>b</sub>, more internal current would need to be flowing through resistors  $R_1$  and  $R_2$ . This results in more current

being needed to be pulled out during the triggering of the flip-flop which makes triggering more difficult. Although none of these reasons make it absolutely necessary to connect  $\ensuremath{\mathtt{R}}_{13}$  and  $\ensuremath{\mathtt{R}}_{14}$  as indicated, they do however make it more advantageous to do so. Before leaving this point, one other consideration that was contemplated was the possibility of specifying a maximum low current beta for the 2N914 transistor so that the base current into  $Q_3$  or  $Q_2$  would always exceed the leakage current of diode  $D_3$  or  $D_4$ . This was decided against on the basis that if so specified, it would decrease the yield on the 2N914's that could be used, thereby increasing their price. would also be the possibility of 2N914's somehow getting into modules that were not tested to this specification. The question of yield could become a very serious one, as the manufacturer's of planar epitaxial transistors improve their process to increase the beta holdup at low collector currents.

All of the computer D.C. analyses and transient analyses were performed on the flip-flop with the final configurations shown in Figure 2A. The only exception to this is the first computer run on the flip-flop which was performed without resistors  $R_{13}$  and  $R_{14}$  in the circuit. This was used only to determine diode and transistor operating points for the final computer runs.

### A. CIRCUIT SPECIFICATION

Power Supplies  $+5v \pm 15\%$ ,  $-3v \pm 15\%$  or  $+5v \pm 5\%$ ,  $-3v \pm 5\%$ Temperature  $-10^{\circ}C$  to  $+80^{\circ}C$ 

Nand	15% p. 0	5% D.C
Tanut	15% P.S.	<u>5% P.S.</u>
Input:  Zero Level	0.1v to 0.3v	0.1v to 0.3v
One level	2.5v to > 5.75v*	2.5v to <b>&gt;</b> 5.75v*
Current (I <sub>in</sub> )	482 M a to 896 M a	562 m a to 809 m a
Output:		
Zero Level	0.1v to 0.3v	0.1v to 0.3v
One level	4.25v to 5.75v	4.75v to 5.25v
t <sub>r</sub> , t <sub>dr</sub> , t <sub>od</sub> , t <sub>f</sub> , t <sub>s</sub>	Function of loading	see curves
Current	Sink for I"o" 🗸 6.3ma	I"o" 🗸 8.2ma
Repetition Rate	500 KC	500 KC
Power		
Zero state	1.38mw to 4.29mw	1.92mw to 3.46mw
One state	2.25mw to 5.24mw	2.88mw to 4.33mw
Flip-Flop (500KC)		
Input:		
Zero level One level Current Pulse width	0.1v to 0.3v 4.25v to 5.75v 482 M a to 896 M a DC 2 M sec. (when condition	


1 pc sec. (when used as toggle)

<sup>\*</sup>Upper value limited by input diode breakdown voltage

# 15% P.S.

# 5% P.S.

	Repetition Rate	500 KC	500 KC
Outp	Noise Immunity Triggering out:	>0.5v 4.25v at tr 275 nscc (worst case)	>0.5v
	Zero Level	0.1v to 0.3v	0.1v to 0.3v
	One level	4.25v to 5.75v	4.75v to 5.25v
)	Current	Sink for I"o" < 6.8ma	I"o" < 8.7 ma.
	t <sub>r</sub> , t <sub>s</sub> , t <sub>f</sub> , t <sub>d</sub>	see curves	see curves
	Power	5.3mw to 12.8mw	6.8mw to 10.6mw
Flip	o-Flop (65 KC)		
Inpu	ıt:		
	Zero level	0.1v to 0.3v	0.1v to 0.3v
	One level	4.25v to 5.75v	4.75v to 5.25v
	Current	77 Ma to 141 Ma	90 Ma to 129 Ma
	Pulse width	75 M sec.	75 M sec ;
	Repetition Rate	65 KC	65 KC
Out	Noise Immunity Triggering put:	> 0.5v 4.25v at tr 275 nscc (worst case)	<b>7</b> 0.5v
•	Zero level	0.1v to 0.3v	0.1v to 0.3v
	One level	4.25v to 5.75v	4,75v to 5.25v
	Current	Sink for 7,0 ma.	I"o" < 8.9ma
	t <sub>r</sub> , t <sub>s</sub> , t <sub>f</sub> , t <sub>d</sub>	see 500KC curves	see 500KC curves
	Power	2,7mw to 6.9mw	3.6mw to 5.7mw



Nand Final Configuration

# Logical Rules:

#### Nand Inputs:

a. Up to 9 diode inputs

#### Nand Drives:

- a. 10 Nands
- b. 4 F/F (500KC)
- c. 20 F/F conditioning inputs (500KC)
- d. 10 F/F (50KC)
- e. 40 F/F conditioning inputs (50KC)

#### F/F Drives:

- a. 10 Nands
- b. 4 F/F (500KC)
- c. 20 F/F conditioning inputs (500KC)
- d. 10 F/F (50KC)
- e. 40 F/F conditioning inputs (50KC)

#### PARTS LIST

Resistor: JPL hi-reliability part for IRC - CCM, or better.

+4% tolerance, end of life, temperature and initial

value

Diode: JPL hi-reliability part for Fairchild diodes.

Additional Specification:

specified voltage drop @  $25^{\circ}$ C of 0.525v $\pm 50$ mv at 30  $\mu$  a; T.C. 2.5mv/°C  $\pm 0.2$ mv/°C from  $\pm 10$ °C to  $\pm 80$ °C.

FD643 - specified voltage drop @ 25°C of 0.550v  $\pm 50$ mv at  $600 \, \text{Ma}$ ; T.C. 2.375mv/°C  $\pm 0.3$ mv/°C from -10°C to +80°C.

specified voltage drop of > 0.15v @  $I_F = 4 \mu a$ ,  $T = 80^{\circ}C.*$ 

Transistor: JPL hi-reliability part for the 2N914.

Additional Specification:

Specified  $h_{FE}$  of greater than 25, end of life at operating current of 6ma and -10°C.

 $V_{be} > 0.410v$  @  $I_c = 20 \, \text{ma.}, T = 80^{\circ}\text{C.*}$ 

 $V_{ce} \angle 0.2v$  @  $I_c = 0.4 \text{ ma.}, I_b = 0.12\text{ma.}, T = 80^{\circ}\text{C.*}$ 

JPL hi-reliability part for Corning glass capacitors Capacitor: CY series.

> +5% tolerance for temperature, end of life, and initial value,

See Appendix D, Table VI for explanation.


#### B. NAND


The Nand configuration is given in Figure 1. Diodes  $D_1$  and  $D_2$  (FD306) were chosen to be of the low conductance type and diodes  $D_3$ ,  $D_4$  (FD643) were chosen to be high conductance types. This guarantees  $Q_1$  (2N914) is reversed biased when the input is low. The transistor  $Q_1$  was chosen from the JPL high reliability parts list. Resistors  $R_1$  and  $R_2$  were determined based on Fan-out/Fan-in ratio, bias current through diodes  $D_1$  and  $D_2$  and the transient analysis. The extra input lead provides a means for attaching additional inputs (total of nine). The output has a large valued pull up resistor since an effective pull up resistor is provided by the Nand and Flip-flop inputs. This resistor is provided so that the collector is not left floating in the "OFF" state.

#### 1. D.C. Analysis

The equivalent circuits for the Nand in the "ON" and "OFF" states are given in Figures 3 and 4.

Initially, the Nand equations were expressed with  $R_1 = 1/g_1$  as one of the unknowns and Fan-out/Fan-in as a known. In this manner, an  $R_1$  could be determined that satisified a Fan-out/Fan-in ratio of ten (JPL requirement). Based on the equivalent circuits of Figure 3 and Figure 4, the following equation can be written. (A glossary of terms is given in Appendix A).





1. 
$$g_1 (v_{cc} - v_{ce} - v_{D_1}) - I_{in} = -I_{co} - I_{eo}$$

$$+ \underbrace{v_{ce} + v_{D_1} - v_{D_2} - v_{D_3} + v_b}_{R_2} - I_{D_L}$$

2. 
$$V_{\text{base}} = V_{\text{ce}} + V_{\text{D}_1} - V_{\text{D}_2} - V_{\text{D}_3}$$

3. 
$$g_1 (v_{cc} - v_{D4} - v_{D5} - v_{be}) - I_b = \frac{v_{be} + v_b}{R_2}$$

4. 
$$g_1 \left[ F \frac{(V_{cc} - V_{ce} - V_{D_1})}{0.97} - h_{FE} \frac{(V_{cc} - V_{D_4} - V_{D_5} - V_{be})}{1.03} \right]$$

$$= F \left[ \frac{(V_{ce} + V_{D_1} - V_{D_2} - V_{D_3} + V_b)}{R_2} - I_{D_L} - I_{co} - I_{eo} \right]$$

$$- h_{FE} \frac{(V_{be} + V_b)}{R_2}$$

5. 
$$h_{FE} I_b - I''o'' = \frac{V_{cc} - V_{ce}}{R_4}$$

The preceding equations and the parameter list as given in Computer Run #1 (Appendix C) are first approximations (For explanation of computer format and description of print out, see Appendix B). The answers achieved by using these approximations yield a "ball park" solution for the desired unknowns. The print out of Computer Run #1 yields the partial deriviatives and the solutions for this first cut.

## a. Computer Run #1 Conclusions:

- 1. The equations as written have the following unknowns:
  - a.  $g_1 = 1/R_1$  the drive resistor
  - b.  $V_{\mbox{base}}$  the voltage appearing on the base emitter junction when the transistor is off.
  - c. I<sub>in</sub> the amount of current that is pulled out by the input source.
  - d. I<sub>b</sub> base drive
  - e. I"o" output current capability
- 2. From this computer run, it is seen that for a specified F of 10, the value of  $R_1 = 1/g_1$  varies from  $76K = 1/0.13 \times 10^{-4}$  to  $1.98K = 1/0.505 \times 10^{-3}$ : the 76K being the best case and the 1.98K being the worst case.
- 3. From the partials, it is seen that  $g_1$  is quite sensitive to parameter 16 ( $R_2$ ),  $\frac{81}{\Delta R_2} = -0.415 \times 10^{-9}$ . Therefore,  $R_2$  was increased from 60K to 100K. With this change, the value of  $R_1$  varied from 125K =  $1/0.797 \times 10^{-5}$  to 15.6K =  $1/0.642 \times 10^{-4}$ . A substantial increase in the value of  $R_1$  is achieved by going to an  $R_2$  of 100K. Since the larger value of  $R_1$  yields a substantial savings in power,  $R_2$  was left at 100K.

- 4. With  $R_2$  = 100K,  $h_{FE}$  was decreased to result in a  $h_{FE}$  of 20 at low temperature. From the print-out, it is seen that in the worst case, a negative resistor is required.
- 5.  $h_{FE}$  was then increased to result in a  $h_{FE}$  of 29 at -10°C. The minimum value of  $R_1$  increased from the 15.6K for a  $h_{FE}$  of 25 to 15.8K for a  $h_{FE}$  of 29. The resultant small increase of  $R_1$  does not seem to warrant an attempt to get a higher  $h_{FE}$ .
- 6. Next,  $R_2$  was reduced back to 60K and  $h_{FE}$  was kept at 29 at  $-10^{\circ}$ C.  $R_1$  in the worst case was approximately 10K. However, it was felt that changing  $R_2$  from 100K to 60K did not warrant a requirement for a higher  $h_{FE}$ . The 100K would supply approximately 30  $\mu$  a bias through the diodes  $D_2$  and  $D_3$  while the 60K would supply 50  $\mu$  a. This difference of 20  $\mu$  a would result in a  $\Delta$   $V_{base}$  of  $\approx$  50 mV. It was felt and verified by later computer runs, that using an FD643 for  $D_1$  and FD306 for  $D_2$  and  $D_3$  and the 100K bias resistor could still guarantee  $Q_1$  off in the worst case.
- B. Section A yielded "ball park" values of the desired unknowns. Realizing that the value of  $R_1$  would also be determined by transient considerations and having the upper limit of  $R_1$  (15.6K) from Section A, the equations were written with  $R_1$  a known and F as a unknown. Using the equivalent circuits in Figures 3 and 4, the following equations were written.

#### Nand Equations (On)

1. 
$$I_b = (\underbrace{v_{cc} - v_{D4} - v_{D5} - v_{be}}_{R1}) + I_{DL} - (\underbrace{v_{be} + v_b}_{R3})$$

2. I''o'' = 
$$h_{FE}$$
  $I_b$  -  $(\underline{V_{cc} - V_{ce}})$ 

3. Power "o" = 
$$V_{cc}$$
 ·  $\frac{(V_{cc} - VD_4 - V_{D5} - V_{be})}{R_1}$  +  $V_{b}$  ·  $\frac{(V_{be} + V_b)}{R_3}$  +  $V_{cc}$  ·  $\frac{(V_{cc} - V_{ce})}{R_4}$ 

#### Nand Equations (Off)

1. 
$$I_{in} = (\underbrace{v_{cc} - v_{ce} - v_{D_1}}_{R_1}) + I_{co} + I_{eo} + I_{DL}$$

$$- (\underbrace{v_{ce} + v_{D_1} - v_{D_2} - v_{D_3} + v_b}_{R_3})$$

2. 
$$V_{\text{base}} = V_{\text{ce}} + V_{\text{D}_1} - V_{\text{D}_2} - V_{\text{D}_3}$$

3. Power "1" = 
$$V_{cc}$$
 .  $(V_{cc} - V_{ce} - V_{D1}) + V_b \cdot (V_b + V_{base})$ 

In addition, one other equation is necessary. This is the ratio of loading current to drive current or Fan-out/Fan-in = F.

#### Nand Equations

1. Fan-out/Fan-in =

$$\frac{I_{b} \ h_{FE}}{*g_{1} \ (V_{cc} - V_{ce} - V_{D_{1}}) - *g_{3} \ (V_{ce} + V_{D_{1}} - V_{D_{2}} - V_{D_{3}} + V_{b}) + I_{co} + I_{eo} + I_{DL}}$$

\*  $g_1$  and  $g_3$  were used for ease of putting equation into computer format and to allow the  $R_1$  of the driving stage to vary in the opposite direction than that of the stage being driven.

# b. Computer Run #2 Conclusions:

- 1. The equations as written, have the following unknowns:
- a. Iin the amount of current pulled out by the input source.
- b. Vbase the voltage appearing on the base emitter junction when the transistor is off.
- c. Ib base drive
- d. F Fan-out/Fan-in
- e. I"o" output current capability
- f. Power "1" power being dissipated when the output is high.
- g. Power "O" power being dissipated when the output is saturated.

NOTE: The currents  $I_{in}$ ,  $I_b$ , and I''0'' were solved for in order to determine the proper operating points of  $D_1$ ,  $D_4$ ,  $D_5$ ,  $V_{be}$  and  $h_{FE}$ .

## 2a. Nominal Solutions

$$I_{in} = 398 \mu a$$

$$V_{base} = -0.33v$$

$$I_b = 263 \mu a$$

$$I''o'' = 15.7 \text{ ma.}$$

$$Pw.''1'' = 3.1 mw$$

$$Pw.''o'' = 2.49 mw.$$

b. From the computer run partials the following results are noted:

$$1.\triangle \frac{P_W}{N} = 0.93 \text{ mw/volt}$$
 - a one volt change causes a one milliwatt change in power.

- 2.  $\triangle F$  = 5.05/volt a one volt increase causes an increase of 5 in Fan-out/Fan-in.
- 3.  $\Delta V_{\text{base}} = 1 \text{ volt/volt} V_{\text{base}}$  changes an equal amount with  $V_{\text{D}_1}$  and  $(V_{\text{D}_2} + V_{\text{D}_3})$ .

$$\Delta V_{\text{base}} = -2 \text{ volt/volt}$$
  
  $\Delta V_{\text{D}_2}, V_{\text{D}_3}$ 

$$\Delta V_{base} = 2.43 \text{ mv/}^{\circ}\text{C}$$

- 4. Arr F = 0.66/unit for an in crease in h<sub>FE</sub> of 1.5, F increase by 1 (one additional load)
- c. V<sub>base</sub> maximum is negative -0.02. Under worst case condition, the base emitter junction is still reversed biased. A noise pulse of greater than 0.3v would be required to trip the Nand.
  - d. Fan-out/Fan-in minimum is 10.8. With  $R_1$  = 10K, the Nand can drive 10.8 D.C. loads.
- e. I"o" minimum is 3.6 ma. This is low when consideration is given to A.C. loading (one  $F/F \approx 1.4$  ma.). In order to be able to drive at least four flip flops, I"o" minimum will have to be increased to at least 5.6 ma.
- f. Power dissipation the maximum power dissipation occurs when the output is high ("1"). From the computer run, the worst case value is 3.1 mw.
- In the second print out of computer run #2, R<sub>1</sub> was changed to
   6.2K in order to increase I"o" minimum.

#### a. Nominal Solutions

$$I_{in}$$
 = 659  $M$  a

 $V_{base}$  = -0.33 $V_{base}$ 
 $I_{b}$  = 447  $M$  a

 $I_{c}$  = 40.6

 $I_{c}$  = 26 ma.

 $I_{c}$  = 3.4 mw

 $I_{c}$  = 2.5 mw.

- b.  $V_{\mbox{base}}$  minimum remained -0.02. This is due to the diodes being expressed as voltage sources.
- c. Fan-out/Fan-in minimum increased to 11.6.
- d. I "o" minimum increased to 6.5 ma. worst case. This drive capability is sufficient for four flip flop loads.
- e. Power dissipation the maximum power dissipation is 5.02 mw worst case.

A third and final computer run was necessary in order to substitute in the correct operating points for  $D_1$ ,  $D_2$ ,  $D_3$ ,  $D_4$ ,  $D_5$ ,  $V_{be}$  using the bias currents obtained from Computer Run #2. The same equations were used as in Computer Run #2, the difference is in the parameter list, plus some minor terms that had been left out of the previous computer run.

# c. Computer Run #3 Conclusions:

1. The equation unknowns are the same as for Computer run #2.

# 2a. Nominal Solutions

$$I_{in} = 663 / a.$$

$$V_{\text{base}}$$
 = -0.32 v

$$I_b = 465 Ma$$

$$F = 38$$

$$I''o'' = 25 \text{ ma.}$$

$$Pw ''1'' = 3.5 mw$$

$$Pw''0'' = 2.6 \text{ mw}$$

- b.  $V_{\mbox{base}}$  maximum is positive 0.01 volts. Therefore, under worst case conditions,  $Q_1$  is still guaranteed off.
- c. Fan-out/Fan-in minimum is 11.0. The requirement of at least
  F = 10 is met.
- d. I''0" minimum is 6.3 ma. This remains sufficient to trigger four flip flops.
- e. Power Dissipation the maximum power dissipation is 5.2 mw worst case.
- 3. In the second print out of Computer Run #3, the power supplies were changed from  $\pm$  15% to  $\pm$  5%.

## a. Nominal Solutions

$$V_{\text{base}} = -0.32 \text{ v}$$

$$Pw ''1'' = 3.5 mw$$
 $Pw ''o'' = 2.6 mw$ 

- b.  $V_{\rm base}$  maximum remains the same +0.01. This is due to the representation of diode drops as voltage sources and not as a function of current. No attempt was made to factor this in for this run since this would lead to an improvement and  $Q_1$  is already guaranteed off.
- c. Fan-out/Fan-in minimum increased to 12.5 worst case.
- d. I'l' minimum increased to 8.25 ma.
- e. Power Dissipation The maximum power dissipation decreased to 4.3 mw worst case.

#### D.C. Analysis Conclusion:

The final computer run (Computer Run #3) contains the final circuit values and worst case circuit solutions. Solutions were given for both  $\pm$  15% and  $\pm$  5% power supplies. As can be seen from the results, a large improvement is gained by decreasing the power supply tolerances.

The computer analysis was based on two different type diodes (FD643 and FD306) having the forward voltage drop tightly specified at a particular current level. (See Parts List)p. 14).

#### 2. TRANSIENT ANALYSIS NAND

a. Storage Time: the time required to pull out the stored charge is given by:

$$t_s = T_b \ln \frac{I_{b1} + I_{B2}}{I_{B2} + I_{bs}}$$

Equation 6 - Appendix E

#### 1. Nominal

Using Computer Run #3 to obtain nominal values -

$$I_{b1} = 465 \mu a$$

$$I_{in} = 663 \mu a$$

 $h_{\rm FE}$  = 55 (from specification sheet)

$$I_{B2} = 35 \mu a$$

 $I_{bs} = \frac{4 \times 663 \ \mu \text{ a}}{55} = 48.2 \ \mu \text{ a assuming four loads}$ 

 $\gamma_b = \gamma_s < 13$  nsec. (from spec. sheet)

$$t_s < 13 \times 10^{-9} \ln \frac{500}{83.2} = 23.2 \text{ nsec.}$$

## 2. Worst Case (± 15% Power Supplies)

$$t_s = \frac{\gamma_s}{0.69} \ln \frac{I_{b1} + I_{B2}}{I_{bs} + I_{B2}}$$

Worst case occurs at maximum  $V_{cc}$ , minimum  $V_{b}$ , and high temperature.

 $\tau$  s < 20 nsec. from spec. sheet

$$\overline{I_{b1}}$$
 = 699  $\mu$  a from best case in Computer Run #3

$$I_{B2} = 29 \mu a$$

$$\frac{I_{b3}}{h_{FE}} = \frac{I_{o} \text{ min. (at above condition})}{h_{FE}} = \frac{V_{cc} - V_{D} - V_{ce}}{R_{1}, h_{FE}}$$

since  $I_{\rm bs}$  occurs for the case of one D.C. load.

$$h_{FE}$$
 max. = 120 + 120 x 55 x .009 = 120 + 59.5 = 179.5

$$I_{bs} = \frac{5.75 - 0.593 - 55 \times 2.25 \times 10^{-3} - 0.2}{6.45 \times 10^{3} \times 179.5} = 4.4 \mu a$$

$$t_s < \frac{20 \times 10^{-9}}{0.69} \ln \frac{699 + 29}{4.4 + 29} = 29 \times 10^{-9} \ln 20.8$$

 $t_s$  < 88 nsec.

3. Worst Case ( $\pm 5\%$  Power Supplies)

$$\overline{I_{b1}} = 612 \mu a$$

$$I_{B2} = 30 \mu a$$

$$I_{bs} = 3.98 \mu a$$

$$t_s$$
 < 29 x 10<sup>-9</sup> 1n 18.9

t<sub>s</sub> < 85 nsec.

- b. Fall Time (voltage rise time)\*- The fall times of interest are:
  - 1. The time the voltage rises driving the flip-flop only.
  - 2. The time the voltage rises until it reaches  $V_{be}$  +  $V_{D4}$  +  $V_{D5}$   $V_{D1}$  =  $V_c$  when driving Nands and flip-flops.
  - 3. The worst case condition of driving the Nands and one F/F input. This is a repetition rate consideration and any F/F input loads greater than one, will decrease the  $t_f$  and thus increase possible repetition rate.

The fall time is calculated assuming no help is derived from the diode capacitances. This is a realistic assumption since the FD306 is a fairly low capacitance diode and the diodes "see" a very small  $\Delta$  V across them.

\*Traditionally transistor fall time is transistor turn off time which in this case (NPN transistor) is circuit voltage rise time.

The fall time equation is given by:

$$t_{f} = \left[ \gamma_{a} + \frac{h_{fe} R_{L} Q_{c}}{V_{cc}} \right] \ln \frac{I_{B2} + I_{bs}}{I_{B2}}$$

$$since \frac{h_{fe} R_{L}}{V_{cc}} = \frac{1}{I_{bs}}$$

$$t_{f} = \left[ \gamma_{a} + \frac{Q_{c}}{I_{bc}} \right] \ln \frac{I_{B2} + I_{bs}}{I_{B2}}$$

In order to check the validity of the equation for the Nand, the nominal solution was calculated and verified in the laboratory.

### 1. Nominal

$$T_a = \frac{1}{2 \text{ TT fr}} = \frac{1}{2 \text{ TT 500 MC}} = 0.32 \text{ nsec.}$$

$$h_{fe} = 55$$

$$I_{B2} = 35 \mu a$$

$$I_{bs} = 4 \times 663$$
  $\mu a = 48.2$   $\mu a$ . assuming four loads

$$Q_c = 1.2 C_{ob} V_{cb} = 1.2 \times 4.5 \times 10^{-12} \times 5 = 27 \times 10^{-12}$$

if a pull up resistor is used

$$t_f = 0.32 \text{ nsec.} + \frac{27 \times 10^{-12}}{48.2 \times 10^{-6}} \quad \ln \frac{35 + 48.2}{48.2}$$

$$= 0.56 \times 10^{-6} \ln 1.725$$

Measured value in laboratory = 260 nsec. letting collector swing to 90%  $V_{\rm cc}$  .

# 2. Worst Case (+ 15% Power Supplies)

Worst case occurs at maximum  $V_b$  (-2.55v), minimum  $V_{cc}$  (4.25v) low temperature (-10°C), and minimum h FE. Using the worst case solutions when I "o" is minimum (Computer Run #3), the following solutions are obtained:

 $I_{in}$  = 524.8  $\mu$ a (This is the same for either a Nand or a F/F input, since the input circuitry is identical).

$$\underline{F} = 11.0$$

$$I_0 = 6.3 \text{ ma}.$$

In order to solve for  $\underline{I_o}$  when  $V_b$  is maximum, the partial  $\underline{\triangle I_o}$   $\underline{\triangle V_b}$ 

is used.

$$\Delta I_o = -0.55 \times 10^{-3}$$
 from computer run  $\Delta V_b$ 

$$\triangle V_{b} = 2.55 - 3.45 = -0.9v$$

$$\Delta I_0 = 0.55 \times 10^{-3} \times 0.9 = 0.495 \times 10^{-3}$$

$$I_o$$
 (at  $V_b = 2.55$ ) = 6.3 ma + 0.495 ma. = 6.8 ma.

$$\frac{\Delta I_{in}}{\Delta V_{b}} = -0.1 \times 10^{-4}$$

$$I_{\underline{n}}$$
 (at  $V_{\underline{b}} = 2.55$ ) = (524.8 + 9)  $\mu$  a = 534  $\mu$  a.

$$Q_c = 1.2 \times 6 \times 10^{-12} \times 4.25 = 30.6 \times 10^{-12}$$

$$h_{fe} = 25$$

$$f_{\mathrm{T}}$$
 = 300 MC

$$I_{B2} = \frac{2.55v + V_{\underline{be}}}{R_3} = 31 \mu a.$$

$$I_{bs} = \frac{\text{number of loads x } I_{in}}{h_{FE}} = \frac{(\# + *) \times 534 \text{ // a}}{25} = \frac{(\# + *) \times 21.4 \text{ // a}}{25}$$

# = number of Nand loads

\* = number of F/F inputs.

### a. F/F D.C. Loading

Using Equation 9, Appendix E for turn off time and considering D.C. loading only.

$$t_{f(F/F)} = 0.9 \left[ 0.53 \text{ nsec.} + \frac{30.6 \times 10^{-12}}{* \times 21.4 \times 10^{-16}} \right] \ln \frac{31 + * \times 21.4}{31}$$

Note: Multiplying times 0.9 yields actual measured 90% value.


A plot of worst case turn-off time  $(t_f)$  versus the number of F/F inputs is given in Figure 5.

# b. D. C. (F/F) and Capacitive Loading

In order to factor in the capacitive loading, the worst case turn-off time is taken as the sum of two times: the D.C.  $t_f$  and 2.3 x  $R_L$   $C_s$ . The 2.3 term yields the time at which  $R_L$   $C_s$  is at 90% of final value.

$$t_{f(F/F)} = 0.9 \left[ 0.53 \times 10^{-9} + \frac{1.43 \times 10^{-6}}{*} \right] \ln \frac{31 + * \times 21.4}{31} + \frac{14.7 \times 10^{3}}{*} \times C_{s}$$
 Equation 12

Note: The 14.7 x  $10^3$  is arrived at by 2.3 x 1.04 x 6.2 x  $10^3$  =  $14.7 \times 10^3$ 



Example: For the case of eight (8) loads and 100 pf, the worst case turn-off time is given by:

$$t_{f(F/F)} = 0.9 \left[ 0.53 + \frac{30.6 \times 10^{-12}}{8 \times 21.4 \times 10^{-6}} \right] \ln \frac{31 + 8 \times 21.4}{31} + 1.83 \times 10^{3} \times 100 \times 10^{-12}$$
$$= 0.62 \text{ M sec.}$$

A plot of t versus D.C. (F/F) and capacitive loading is given in f Figure 6.

### c. Nand D.C. Loading

Figure 5 is not valid for Nand D.C. loading. In the case of Nand D.C. loading, the loading changes once it reaches  $V_{be} + V_{D4} + V_{D5} - V_{D1} = V_{c}$ . If the fall time is assumed to be exponential (realistic since it is essentially an RC charging) then  $t_{FN}$  can be solved for as follows:

$$V_{c} = \underline{V_{cc}} (1 - e^{-t}f_{N} \times 2.3/t_{f})$$

$$V_{c} = 0.78 + 35 \times 1.7 \times 10^{-3} + 2 (0.66 + 35 \times 2.5 \times 10^{-3}) - 0.485 - 35 \times 2.25 \times 10^{-3})$$

$$= 0.78 + 0.0595 + 1.32 + 0.175 - 0.485 - 0.079$$


$$= 1.57v$$


$$1.57 = 4.25 (1 - e^{-t_{fN}} 2.3/t_{f})$$

where  $\frac{\text{tf}}{2.3}$  is the time constant of the driving waveform. The 2.3 is due to  $t_f$  being defined as 90% of final value.

$$\log 0.6 = \frac{-2.3 t_{fN}}{t_f}$$

 $t_{\rm fN}$  = 0.217  $t_{\rm f}$  letting \* of Equation 12 equal # + \* Figure 7 is a plot of  $t_{\rm fN}$  versus loads.





### d. D.C. (Nand) and Capacitive Loading

 $t_{\mbox{fN}}$  is calculated in the same manner as part c.

$$t_{fN} = 0.217 t_{f}$$

Figure 8 is a plot of tfN versus D.C. and capacitive loading.

### e. Nand and F/F Loading

The condition of driving a combination of Nands and F/F's is the combination of two times:  $t_{\rm fN}$  and the time required to rise from  $v_{\rm clamp}$  to 90%  $v_{\rm cc}$ . This time  $t_{\rm f}$  is given by:

$$t_{f} = 0.217 \left[ 0.53 \times 10^{-9} + \frac{1.43 \times 10^{-6}}{\# + *} \right] \ln \frac{31 + 21.4 (\# + *)}{31} + 0.773 \left[ 0.53 \times 10^{-9} + \frac{1.43 \times 10^{-6}}{*} \right] \ln \frac{31 + 21.4 \times *}{31} + 0.217 \times \frac{14.7 \times 10^{3}}{\# + *} \times C_{s} + 0.773 \times \frac{14.7 \times 10^{3} \times C_{s}}{*}$$

or


$$t_f = t_{fN} + 0.78 t_f$$

Example: For the worst case of no Nands, one F/F input and 30 pf stray capacitance:

 $t_f = 1.09 \,\mu$  sec. from Figure 6. This is sufficient to guarantee 500 KC operation.

# 3. Worst Case (+5% power supplies)

Using the  $\pm 5\%$  power supply print out of Computer Run #3, the following solutions are obtained:



$$I_{in} = 605 \text{ M a}$$

$$F = 12.5$$

$$I_{o} = 8.25 \text{ ma.}$$

$$\frac{\triangle I_{o}}{\triangle V_{b}} = -0.55 \times 10^{-3}$$

$$\triangle V_{b} = -0.3 \text{ V}$$

$$\triangle I_{o} = 0.165 \text{ ma}$$

$$I_{o} = 8.415 \text{ ma.}$$

$$\frac{\triangle I_{in}}{\triangle V_{b}} = -0.1 \times 10^{-4}$$

$$\triangle I_{in} = 3 \text{ M a}$$

$$\frac{I_{in}}{\triangle V_{b}} = 608 \text{ M a.}$$

$$Q_{c} = 1.2 \times 6 \times 10^{-12} \times 4.75 = 34.2 \times 10^{-12}$$

$$I_{bs} = \frac{(\# + *) I_{in}}{h_{FF}} = (* + \#) \times 24.3 \text{ M a.}$$

# a. F/F D. C. Loading

$$t_{f(F/F)} = 0.9 \left[ 0.53 \text{ nsec.} + \frac{34.2 \times 10^{-12}}{* \times 24.3 \times 10^{-16}} \right] \ln \frac{34 + * \times 24.3}{34}$$

A plot of worst case turn-off time  $(t_f)$  versus the number of F/F inputs is given in Figure 5. (Note: the  $\pm 5\%$  and  $\pm 15\%$  Power Supply curves are approximately the same, therefore, only one curve is shown-this was also verified in the laboratory).

# b. D. C. (F/F) and Capacitive Loading

The capacitive loading was factored in the same way as for the  $\pm 15\%$  Power Supply case. A plot of  $t_f$  versus D.C. and capacitive loading is given in Figure 6.

#### c. Nand D.C. Loading

This case of the Nand D.C. loading for the  $\pm 5\%$  power supply is similar to part c of the  $\pm 15\%$  P.S. case. The resulting curve is approximately the same curve as Figure 7.

#### d. D.C. (Nand) and Capacitive Loading

Since  $t_{fN}$  is approximately the same for the  $\pm 5\%$  power supply case, the condition of capacitive loading is also the same as given in Figure 8.

#### c. Delay Time

During the delay, the depletion regions are charged by the driving source. The expression for the delay time is given by:

$$t_{dr} = \left[\frac{2 t_{ri}}{I_b} (Q_{e} + Q_{cd})\right]^{\frac{1}{2}}$$
 if  $t_d \ll t_r$  Equation (1) Appendix E

$$t_{dr} = \frac{Q_e + Q_{cd} + t_{ri}}{I_b} = \frac{t_{ri}}{2} = t_d > t_r$$
 Equation (2) Appendix E

Refer to Appendix E for derivation.

#### 1. Nominal

$$I_b = 465 \mu a$$
.  
 $Q_e = 1.67 C_{1b} V_{be}{}_{off} = 1.67 \times 6 \times 10^{-12} \times 0.32 = 3.2 \times 10^{-12}$   
 $Q_{cd} = 1.2 C_{ob} \triangle V_{cb} = 1.2 \times 4.5 \times 10^{-12} \times 0.32 = 1.73 \times 10^{-12}$   
 $t_{ri} = t_{fN}$  of driving source  $\approx 100$  nsec. for four loads and 50 pf stray capacitance on Nand output

$$t_{d_r} = \left[ \frac{200 \times 10^{-9}}{456 \times 10^{-6}} \right] (3.2 \times 10^{-12} + 1.73 \times 10^{-12})$$
= 46 nsec.

Observed value in laboratory = 45 nsec.

2. Wo<u>rst Case</u> (<u>+</u>15% Power Supplies)

Worst case occurs at minimum  $V_{cc}$ ,  $V_{b}$ , and low temperature.

$$\frac{I_b}{Q_e} = 262 \text{ / }^{1} \text{ a}$$

$$= 1.67 \times 9 \times 10^{-12} \times 0.65 = 9.8 \times 10^{-12}$$

$$Q_c = 1.2 \times 6 \times 10^{-12} \times 0.65 = 4.7 \times 10^{-12}$$

t<sub>fN</sub> = 0.225 \mu sec. for worst case of 1 load and 30 pf on Nand output

$$t_{d_r} = 158 \text{ nsec.}$$

3. Worst Case (+5% Power Supplies)

$$I_b = 342 \mu a$$
.

$$Q_e = 9.8 \times 10^{-12}$$

$$Q_c = 4.7 \times 10^{-12}$$

$$t_{fN} = 0.225$$

$$t_{dr} = 138 \text{ nsec.}$$

d. Rise Time (Voltage Fall Time)\*

The time required to saturate  $Q_1$  is given by:

$$t_r = \left[ T_a + \frac{Q_c}{I_{bs}} \right]^{\ln} \frac{I_{b1}}{I_{b1} - I_{bs}}$$
 Equation (5) Appendix E

$$Ta = \frac{1}{2 \pi ft}$$

1. Nominal

$$I_{b1} = 465 \mu a.$$

$$Ta = 0.3$$
 nsec.

\* Traditionally transistor rise time is transistor turn on time which in this case (NPN transistor) is circuit voltage fall time.

$$Q_c = 1.2 \times 4.5 \times 10^{-12} \times 5 = 27 \times 10^{-12}$$
 $I_{bs} = \frac{I_{in} \times (\# + *)}{h_{fe}} = \frac{663 \times 10^{-6} \times 4}{55} = 48.4 \mu \text{ assuming}$ 

four loads

$$t_r = \left[0.3 \times 10^{-9} + 0.557 \times 10^{-6}\right] \ln 1.12$$
  
= 61 nsec.

55 nsec. observed in laboratory

### 2. Worst Case (+15% Power Supplies)

Since the rise time is of interest in connection with the F/F triggering, the worst case conditions are low power supplies and low temperature.

### a. D.C. Loading Only

$$I_{b1} = 261 \text{ // a.}$$

$$\mathcal{I}_{a} = 0.53 \text{ nsec.}$$

$$Q_{c} = 1.2 \times 6 \times 10^{-12} \times 4.25 = 30.6 \times 10^{-12}$$


$$I_{bs} = \frac{I_{in} \times (\# + \%)}{h_{fe}} = \frac{525 \times 10^{-6} (\# + \%)}{25} = 21 \times 10^{-6} \times (\# + \%)$$

$$t_{r} = \left[0.53 \times 10^{-9} + \frac{1.455 \times 10^{-6}}{(\# + \%)}\right] \ln \frac{261}{261 - 21 \times (\# + \%)}$$

Figure 9 is a worst case plot of  $t_r$  (turn on time) versus number of loads for D.C. loading only.

#### b. Capacitive Loading

In order to include the effect of capacitive loading, an additional charge must be supplied to the base. The total charge



supplied to the base then will be the sum of  $Q_c$  plus  $Q_s$ .  $Q_s$  is the stray capacitance charge reflected to the base. The rise time equation can be written as:

$$t_r = \left[ \mathcal{I}_a + \frac{Q_c + Q_s}{I_{bs}} \right] \ln \frac{I_{b1}}{I_{b1} - I_{bs}}$$

$$Q_s = C_s \frac{(V_{cc} - V_{ce})}{h_{fe}}$$

For the worst case condition being considered:

$$t_{r} = \left[0.53 \times 10^{-9} + \frac{1.455 \times 10^{-6} + 7.9 \times 10^{3} C_{s}}{\frac{261}{261 - 21 \times (\# + *)}}\right] \ln \frac{261}{261 - 21 \times (\# + *)}$$

Example: Consider the worst case conditions of 4 D.C. loads and 100 pf stray capacitance.

$$t_r = 562 \text{ nsec. } 1n \ 1.475$$
  
= 218 nsec.

Figure 10 is a plot of  $t_r$  versus D.C. and capacitive loading.

# 3. Worst Case (+5% Power Supplies)

## a. D.C. Loading Only

$$I_{b1} = 342 \ \mu \ a.$$

$$\Upsilon a = 0.53 \text{ nsec.}$$

$$Q_{c} = 34.2 \times 10^{-12}$$

$$I_{bs} = 24.2 \times 10^{-6} \times (\# + *)$$

$$t_{r} = \begin{bmatrix} 0.53 \times 10^{-9} + \frac{1.415 \times 10^{-6}}{\# + *} \end{bmatrix} \ln \frac{342}{342 - 24.2 \times (\# + *)}$$




Figure 11 is a worst case plot of  $t_r$  versus number of loads D.C. loading.

## b. Capacitive Loading

$$t_r = \left[ 0.53 \times 10^{-9} + \frac{1.415 \times 10^{-6} + 7.85 \times 10^3 \times C_s}{\# + *} \right] \ln \frac{342}{342 - 24.2 \times (\# + *)}$$

Figure 12 is a plot of  $t_r$  versus D.C. and capacitive loading.


# e. Turn Off Delay


The turn off delay  $(t_{od})$  is the time required to forward bias  $D_1$  and thus, start pulling out base drive. The total turn off delay is the sum of  $t_{od}$  plus  $t_s$ . Assuming  $t_r$  of the driving stage to be an exponential, the turn off delay is given by

$$t_{od} = \frac{t_r}{2.3} \quad \ln \frac{v_Q}{v_{cc}}$$
 
$$v_Q = \text{voltage at which time base}$$
 
$$\text{current is pulled out.}$$
 
$$v_Q = v_{be} + v_{D4} + v_{D5} - v_{D1}$$
 
$$2.3 - \text{this term comes from the assumption}$$
 that  $t_r$  is measured at the 90% point.

## 1. Nominal

$$V_Q = 0.68 + 0.605 + 0.605 - 0.530 = 1.36v$$





 $t_r$  = 55 nsec. for four D.C. loads as calculated previously  $t_{od}$  = -23.9 x 10<sup>-9</sup> ln 0.272 = 31.1 nsec.

# 2. Worst Case (+15% Power Supplies)

Worst case occurs at low power supplies and low temperature.

$$V_Q = 0.63 + 1.3 \times 10^{-3} \times 35 + 2 \times 0.55 + 2 \times 35 \times 2.0 \times 10^{-3} - 0.593$$
  
-35 x 2.6 x 10<sup>-3</sup>

= 1.23v

$$t_{od} = \frac{0.785 \times 10^{-6} + 4.27 \times 10^{3} C_{s}}{\# + *}$$
 In  $\frac{261}{261 - 21 \times (\# + *)}$ 

Figure 13 is a plot of worst case tod versus D.C. and capacitive loading.

Note: t<sub>s</sub> can be assumed negligible for total turn-off delay time since worst case occurs at minimum power supply voltages and low temperature.


# 3. Worst Case (±5% Power Supplies)


$$V_Q = 1.23v$$
 $t_{od} = -t_r$ 
 $2.3$ 

1n 0.259 = 0.587 t<sub>r</sub>

$$t_{od} = \frac{0.83 \times 10^{-6} + 4.6 \times 10^{3} \times C_{s}}{\# + *}$$
 In  $\frac{342}{342 - 24.2 \times (\# + *)}$ 

Figure 14 is a plot of worst case D.C. and capacitive loading.






### C. FLIP FLOP

### General

The flip flop configuration is shown in Figure 15. Transistors  $Q_2$  and  $Q_3$  perform the flip flop memory function while transistors  $Q_1$  and  $Q_4$  buffer the internal flip flop from the output load. Cross coupling diodes  $D_1$  and  $D_2$  provide more efficient cross coupling than resistors. Diodes  $D_1$  and  $D_2$  could be eliminated except for the fact that the OFF condition of  $Q_1$  or  $Q_4$  could not be guaranteed under all operating conditions. For example, when  $Q_4$  is OFF the bias on the base of  $Q_4$ ,  $V_1$  is determined by the difference

$$V_1 = (V_{be_1} + V_{ce_2}) - (V_{D_1} + V_{be_3})$$
 (Equation 10)

 $V_{\rm bel}$  and  $V_{\rm cel}$  are for the ON condition of Q1 and Q2, and  $V_{\rm D1}$  and  $V_{\rm bel}$  are for the simultaneous OFF condition at Q4. At this time Q3 operates as an emitter follower with R8 performing the emitter current sink function.  $R_{14}$  guarantees a forward current through diode  $D_1$  even for the worst case leakage current through  $D_4$  at the highest operating temperature (+80°C), and a very high beta transistor for Q3, i.e.,  $I_{\rm b3} \approx 0\,\mu{\rm a}$ . This forward current through  $D_1$  guarantees a value for  $V_{\rm D1}$  which when entered in Equation 10 yields a value for  $V_1$  less than +0.3 volts. If  $D_1$  did cut off, the base of Q3 could go more positive depending upon the leakage of  $D_4$  and the beta of Q3. The emitter of



 ${\bf Q}_3$  would then follow and forward bias  ${\bf Q}_4$  to the point of conducting significant collector current

A maximum of  $\pm 0.3$  volts on the base of  $Q_4$  in the OFF condition was chosen on the basis of past experience with transistor  $V_{be}$  voltages and the measurements on the 2N914 transistor at very low collector currents shown in Table I. This table shows that at  $\pm 80^{\circ}$ C.  $V_{be}$  must be around  $\pm 0.34$  volts to support even 1  $\mu$  amps of collector current.

Triggering of the flip flop is accomplished by the negative edge of signals applied to the cathodes of  $D_7$  and  $D_8$  and  $D_8$ . C. resetting through diode  $D_9$ . Resistors  $R_6$ ,  $R_{10}$  and  $R_5$ ,  $R_9$  provide voltage dividers so that if an enable signal exists at the cathode of  $D_5$  or  $D_6$ , a threshold voltage exists at the cathode of  $D_3$  of  $D_4$ . This threshold voltage provides a back bias across  $D_3$  or  $D_4$  which must be exceeded along with the diode forward drop before the input signal can trigger the base of  $Q_2$  or  $Q_3$ . This provides noise immunity to spurious noise pulses existing on the input lines. Except when the D. C. reset signal is present,  $D_9$  is back biased resulting in less than 1.5 pf for coupling noise from the reset line to the input of  $Q_3$ .

Resistors  $R_{11}$  and  $R_{12}$  pull up the anodes of  $D_7$  or  $D_8$  when the transistor supplying the input signal turns off.

# 1. F/F D. C. ANALYSIS

In the D. C. analysis it is assumed that the flip flop half containing  $Q_1$  and  $Q_2$  is ON and the half containing  $Q_3$  and  $Q_4$  is OFF. Figure 16 is the equivalent circuit for the flip flop with this assumption. The circuit elements along with the unknowns are shown on this diagram.

 $R_{13}$  and  $R_{14}$  were added later to the design when it was found that  $V_1$  could be unpredictable, when considering the worst case of end of life, high temperature leakage of diode  $D_4$ , and high temperature high beta for transistor  $Q_3$ , i.e.,  $I_{DL_4}$  could exceed  $I_{b_3}$  and therefore  $D_1$  would not be biased on. The first computer run, whose main purpose was to obtain the bias currents of the transistors and diodes, was without these resistors. However, this has little or no effect on most of the unknowns. Its primary effect is that in the high temperature worst case it makes  $I_5$  positive.

# a. Computer Run #4 - 500 K. C. Flip Flop

The equations for the first flip flop computer solution are as follows:

$$I_{1} = \frac{V_{cc} - V_{be1} - V_{ce2}}{R_{1}}$$
 (1)

$$I_2 = \frac{V_{cc} - V_{D_2} - V_{be_2} - V_{be_1}}{R_2}$$
 (2)




Figure 16

$$I_3 = \frac{V_{cc} - V_{ce_1}}{R_3} \tag{3}$$

$$I_4 = \frac{V_{cc} - V_{D_5} - V_{ce_1} + IDL_3}{R_5 + R_9}$$
 (4)

$$I_5 = I_{b_3} - I_{DL_4} \tag{5}$$

$$I_{b_2} - I_2 = I_{DL_3} - h_{FE_3} I_{b_3}$$
 (6)

$$I_{b_1} = I_1 - I_5 + I_{b_2} - \frac{V_b + V_{be_1}}{R_7}$$
 (7)

$$V_2 = V_{be_1} + V_{be_2}$$
 (8)

$$v_{T} = -I_{DL_{3}} R_{5} + v_{D_{5}} + v_{ce_{1}} + R_{5} I_{4}$$
 (9)

$$v_1 = v_{be_1} + v_{ce_2} - v_{D_1} - v_{be_3}$$
 (10)

$$I_0 = h_{FE_1} I_{b_1} - I_3 - I_4 + I_{DL_3}$$
 (11)

$$P = V_{cc} (I_1 + I_2 + I_3 + I_4 + I_{co4} + I_{DL_4}) +$$

$$\frac{v_{cc} (v_{cc} - v_{ce1} - v_{D7})}{R_{11}} + \frac{v_b (v_1 + v_b)}{R_8} + \frac{v_b (v_{be1} + v_b)}{R_7}$$
(12)

$$I_{b_3} = \frac{1}{h_{FE_3} + 1} \left[ \frac{v_b + v_{be_1} + v_{ce_2} - v_{D_1}}{R_8} - v_{be_3} - I_{co_4} - I_{eo_4} \right]$$
(13)

The unknown currents in the solution were needed for determining the deliverable output current at the output of the flip flop, the total dissipated power, and the flip flop transient response. The voltages solved for were used for determining the bias,  $V_1$  on  $Q_4$ , the triggering threshold voltages,  $V_T$ , and  $V_2$ .

The part assumptions and first computer run are shown in Appendix C - Computer Run #4. The part parameters are given a Nominal value, Minimum value and Maximum value at  $25^{\circ}$ C which is largely a function of part manufacturing tolerance and end of life degradation. Also where there is a strong part temperature dependence as for transistor  $V_{be}$ , betas and diode forward voltages, a term is added to the parameter to take this into account. For instance,  $V_{D1}$ , the forward voltage across diode  $D_1$  is expressed in the computer equations as:

$$V_{D_1} = V_{D_{1N}} - T. C._1 (T - 35)$$

 $V_{\rm D1N}$  is the forward diode drop for that particular diode at its bias current at 25°C. It is inserted into the computer with a maximum, minimum and nominal value. T. C.<sub>1</sub> is the temperature coefficient of diode D<sub>1</sub> at its bias current. It is also given a minimum, maximum and nominal value. T is temperature plus ten degrees centigrade. From the formula it can be seen that at 25°C,  $V_{\rm D_1} = V_{\rm D1N}$ .

This first computer run was for a  $\pm 15\%$  power supply, and  $\pm 3\%$  resistors. The assumptions for the betas of the output transistors

 $Q_1$  and  $Q_4$  were the same as for the Named since the transistor operating points are about the same for both circuits.

### Nominal Solutions

 $I_0 = 28.6 \text{ ma}.$ 

P = 8.7 mw.

 $V_1 = +0.05 \text{ volts}$ 

 $V_T = 1.96 \text{ volts}$ 

 $V_2 = 1.48 \text{ volts}$ 

 $I_{c_2} \approx I_1 = 0.34 \text{ ma.}$ 

 $I_{b_2} = 0.22 \text{ ma.}$ 

 $I_{b_1} = 0.53 \text{ ma.}$ 

 $I_{b_3} = 1.8 \,\mu a.$ 

The first computer run besides giving the operating currents for the transistors and diodes, showed that in the worst case I5 could be negative as mentioned previously. It also showed that the nominal flip flop dissipated power would be about 8.7 mw with a maximum of 12.9 mw and a minimum of 5.5 mw. The wide range in power being mostly a function of the wide power supply tolerances assumed, i.e., ±15%.

# b. Final Computer Analyses - Flip Flop

The equations from the first computer analysis were modified to include  $R_{13}$  and  $R_{14}$  and in a few cases modified to make the terms in the equations shorter. Some difficulty encountered with the computer

was traced to overloading the computer memory with too many items per term in one or two of the equations. All computer analysis except for the first, use  $\pm 4\%$  resistor tolerances. The  $\pm 4\%$  includes initial temperature and end of life tolerance.

The final equations are as follows:

$$I_1 = \frac{v_{cc} - v_{be_1} - v_{ce_2}}{R_1}$$
 (1)

$$I_2 = \frac{V_{cc} - V_{D_2} - V_{be_2} - V_{b_1}}{R_1^*}$$
 (2)

$$I_{3} = \frac{V_{cc} - V_{ce_{1}}}{R_{3}}$$
 (3)

$$I_4 = \frac{V_{cc} - V_{D_5} - V_{ce_1} + I_{DL_3} R_5}{R_5 + R_9}$$
 (4)

$$I_5 = I_{b_3} - I_{DL_4} + \frac{v_{be_3}}{R_{14}}$$
 (5)

$$I_{b_2} = I_2 + I_{DL_3} - h_{FE_3} I_{b_3} - \frac{v_{be_2}}{R_{13}}$$
 (6)

$$I_{b_1} = I_1 - I_5 + I_{b_2} + \frac{v_{be_2}}{R_{13}} - \frac{v_b + v_{be_1}}{R_7}$$
 (7)

$$v_2 = v_{be_1} + v_{be_2} \tag{8}$$

$$v_{T} = -I_{DL_{3}} R_{5} + v_{D_{5}} + v_{ce_{1}} + R_{5} I_{4}$$
 (9)

$$V_1 = V_{be_1} + V_{ce_2} - V_{D_1} - V_{be_3}$$
 (10)

<sup>\*</sup>Actually R<sub>2</sub>.

$$I_o = h_{FE_1} I_{b_1} - I_3 - I_4 + I_{DL_3}$$
 (11)

$$P = V_{cc} (I_1 + I_2 + I_3 + I_4 + I_{co_4} + I_{DL_4}) +$$

$$\frac{v_{cc} (v_{cc} - v_{ce_1} - v_{D_7})}{R_{11}} + \frac{v_b (v_1 + v_b)}{R_8} + \frac{v_b (v_{be_1} + v_b)}{R_{8 (7)*}}$$

$$I_{b_3} = \frac{1}{h_{FE_3} + 1} \left[ \frac{v_b + v_{be_1} + v_{ce_2} - v_{D_1} - v_{be_3}}{R_8} - \right]$$
 (12)

$$I_{co_4} - I_{eo_4} - I_{R_{14}}$$
 (13)

i. Computer Run #5 - 500 K. C. +15% Power Supplies - Conclusions

Appendix C - Computer Run #5 contains the determination of diode and transistor parameters. The bias currents in general were taken from the first computer analysis and the actual values for the parameters at these bias points either from measured data Tables I through IV, Appendix D, the plotted transistor saturation characteristics, Appendix D, Fairchild specifications and application curves, or special specifications that will be placed on the device, such as the beta of the 2N914 transistor. All resistors were given a ±4% tolerance including initial, temperature, and end of life drift tolerance. Appendix C - Computer Run #5 is the computer analysis using these part parameters

<sup>\*</sup>Actually R7.

and  $\pm 15\%$  power supplies.

1. Nominal Solutions

 $I_0 = 29.3 \text{ ma}.$ 

P = 8.5 mw.

 $V_1 = 0.07 \text{ volts}$ 

 $V_T = 1.92 \text{ volts}$ 

 $V_2 = 1.42 \text{ volts}$ 

- 2. Minimum  $I_0$  is 6.8 ma.
- 3.  $I_{in}$  of the Nand under the same condition is <600  $\mu$ . Therefore the F/F can drive ten Nand loads.
- 4. Maximum power is computed as 12.8 mw, an increase of about 50% over the nominal power. This is understandable since maximum power is at maximum power supply voltages. A 15% increase in power supply voltage will result in over a 30% increase in power dissipation.
- $V_1$  maximum, the OFF bias on the base of  $V_4$  computed as a maximum of 0.294 volts. The data Table I Appendix D shows this to be adequate to guarantee that  $V_4$  will be in the OFF condition.
- 6.  $V_T$   $V_2$  plus the forward voltage drop across  $D_3$  must be exceeded to pull most of the  $I_{b2}$  current (since  $Q_2$  is so heavily saturated) through  $D_3$ . This gives the flip flop noise immunity voltage to noise pulses on the input lines. The maximum computed  $V_T$  would occur under the same conditions as that for the maximum  $V_2$ , i.e., minimum temperature, maximum  $I_{b1}$ ,  $I_{b2}$ ,  $V_{ce1}$ ,  $V_{ce}$ , and  $I_0$ . Conversely the minimums would

occur at maximum temperature, minimum  $I_{b1}$ ,  $I_{b2}$ ,  $V_{ce}$ ,  $V_{cc}$  and  $I_{o}$ . Therefore, noise immunity voltage,  $V_{NI}$ , using the maximum values for  $V_{T}$  and  $V_{2}$  is:

$$v_{NI} = v_{T_{max}} - v_{2_{max}} + v_{D_3}$$

= 2.3 volts - 1.7 volts + 0.6\* = 1.2 volts

Noise immunity voltage using the minimum  $V_T$  and  $V_2$  voltages is  $V_{NT}$  = 1.5 volts - 1.2 volts + 0.3 volts\*\*= 0.6 volts

Since  $V_2$  is a function of two diode drops versus only one diode drop for  $V_T$ , and  $V_T$  is mostly a function of  $V_{cc}$  and the divider  $R_5$  and  $R_9$ , the above two values for  $V_{NI}$  are not the worst case. Worst case would occur at minimum, temperature,  $V_{cc}$ ,  $I_0$ ,  $R_5$  and maximum  $R_9$ . Under these conditions  $V_T$  would be calculated as follows: Minimum  $I_4$  from computer run is 0.2 ma. Then at 0.2 ma,

$$V_{D5} = 0.46 \text{ volts} + 2.5 \text{ mv/°C} \times 35^{\circ} = 0.6 \text{ volts}$$

 $V_{ce_1} = 0.1 \text{ volts @ I}_0 \text{ of one load (normal offset voltage}$ of 2N914 is about 80 mv)

$$R_5 = 4.7 \text{ K x } 0.96 = 4.5 \text{ K}$$
 $V_T = V_{D_5} + V_{cel} + I_4 \frac{R_5}{2}$ 

= 0.6 volts + 0.1 volts + 0.2 ma x 4.5 K

= +1,6 volts

 $<sup>^{*}</sup>I_{D_{3}} \approx \overline{I_{b_{2}}} = 0.37$  ma. From Fairchild curves  $V_{D_{3}} = 0.5$  volts + 2.3 mv/°C  $\times$  35.  $^{**}I_{D_{3}} \approx I_{b_{2}} = 0.12$  ma and @ +80°C. From Fairchild curves,  $V_{D_{3}} = 0.44$  v - 2.8 mv/°C  $\times$  55.

Under the same conditions  $V_2$  is as follows. The minimum value of  $V_2$  is the value required here except for the fact that it occurs at maximum temperature. Multiplying the maximum temperature coefficient for  $V_{be1}$  and  $V_{be2}$  times the difference in temperature from  $+80^{\circ}\text{C}$  to  $-10^{\circ}\text{C}$  and adding this to the minimum  $V_2$  from the computer runs results in the sought for value of  $V_2$ . Then  $V_2$  = 1.2 volts + 2 x 2.5 mv/°C x  $90^{\circ}$  = 1.6 volts. The minimum  $I_{b2}$  from the computer run is 0.12 ma. At low temperature then  $V_{D_3}$  is 0.44 v + 2.55 mv/°C x  $35^{\circ}\text{C}$  = 0.53 volts at a current of 0.12 ma. The worst case  $V_{NI}$  is then

 $V_{NI}$  = 1.6 volts - 1.6 volts + 0.5 volts = 0.5 volts

To trigger the flip flop it will actually take a larger noise voltage at the input when it is considered that a noise pulse will not have a 0.0  $\mu$  sec rise time and will therefore be attenuated through the capacitor  $C_1.*$ 

ii. Computer Run #6 - 500 K. C. ±5% Power Supplies - Conclusions

Appendix C - Computer Run # contains the 500 K. C. flip flop

analysis with a ±5% tolerance on the +5 volt and -3 volt power supplies.

The nominal solution will be the same as the previously discussed computer analysis since none of the nominal parameters were changed.

<sup>\*</sup>Table V contains laboratory measurements of  $V_2$  and  $V_T$  over the temperature range (-10°C to +80°C), the power supply voltage range (±15%) and minimum and maximum output load conditions. The measurements show at least a 0.2 volt back bias across the diodes ( $D_3$  or  $D_4$ ) under all conditions. This results in a  $V_{\rm NI}$  of about 0.7 volts (measured worst case) at the flip flop side of the input capacitors.

- 2. Minimum I<sub>O</sub> is 8.7 ma.
- 3. Maximum power in this case is 10.6 mw. This is 2 mw above the nominal power dissipation (8.5 mw).
- 4.  $V_1$  the OFF bias on the base of  $Q_4$  computes as in the previous computer analysis since the diode operating points were not changed from the previous run. Actually the limits on  $V_1$  for a  $\pm 5\%$  power supply will be narrower than for the  $\pm 15\%$  analysis is since the current range through the bases of transistors  $Q_1$  and  $Q_2$  will be narrower. This will result in an even safer worst case  $V_1$ , i.e.,  $V_1$  will be somewhat less positive than the previously computed  $\pm 0.294$  volts.
  - 5.  $V_{NI} = V_{T_{max}} V_{2_{max}} + V_{D_3} \text{ (using maximum values)}$  = 2.1 volts 1.7 volts + 0.6 volts = 0.7 volts  $V_{NI} = V_{T_{min}} V_{2_{min}} + V_{D_3}$  = 1.6 volts 1.2 volts + 0.3 volts = 0.7 volts

The worst  $V_{NI}$  for a  $\pm 5\%$  power supply will be close to the 0.7 volts value computed above, therefore the calculation will not be performed as it was in  $\pm$ . Even in  $\pm$  for a  $\pm 15\%$  power supply the  $V_{NI}$  computed for minimum  $V_T$  and  $V_2$  was within 0.1 volt of the worst case minimum.

#### 65 K. C. Flip Flop

1.

To save power in applications not requiring a 500 K. C. repetition rate in a flip flop, the conditioning resistors  $R_5$ ,  $R_9$ ,  $R_{11}$  and  $R_6$ ,  $R_{10}$ ,  $R_{12}$  were increased in value. The ratio of  $R_5$  to  $R_9$  and  $R_6$  to  $R_{10}$  were kept the same as before so that the triggering analysis performed for the 500 K. C. flip flop would change very little. Actually since the equivalent resistance on the flip flop input side of  $C_1$  and  $C_2$  has increased substantially triggering is even more certain.

 $R_9$  and  $R_{10}$  were set equal to 100 K (since 100 K resistors are already used in the Flip Flop and Nand). Then for the same ratio as before between  $R_9$  and  $R_5$ ,  $R_5 = \frac{100}{120} \times 47$  K = 39.2 K =  $R_6$ ,  $R_{11}$  and  $R_{12}$  were set at 39 K, since 39 K resistors are used elsewhere and the saving in power in going from 39 K to 62 K is only about 0.2 mw.

iii. Computer Run #7 - 65 K. C. Flip Flop <u>+</u>15% Power Supplies - Conclusions

The equations and part parameters except for changes in the values of the conditioning resistors were the same as used for the 500 K. C. computer analyses.

## Nominal Solutions

 $I_0 = 29.5 \text{ ma}$ 

P = 4.5 mw (Compared to 8.5 mw for 500 K. C. flip flop)

 $V_1 = 0.07$  volts (Same as previous analyses nothing changed to alter  $V_1$ )

 $V_{\rm T}$  = 1.9 volts (Same as previous ratio of  $R_{\rm S}$  to  $R_{\rm Q}$  was not changed)

 $V_2$  = 1.4 volts (Same as previous ratio of  $R_5$  to  $R_9$  was not changed)

- 2. Minimum  $I_0$  is 7.0 ma. As expected this is only slightly above 500 K. C. value of 6.8 ma (increasing conditioning resistors requires less current from buffers  $Q_1$  and  $Q_4$ ).
- 3. Maximum power is 6.9 mw compared to 12.8 mw for 500 K. C. flip flop. Minimum power at minimum power supply voltages is 2.8 mw.
- 4.  $V_1$ , computed at 0.29 volts as before since no internal changes were made to the flip flop.
- 5. The values for the noise immunity voltages,  $V_{\rm NI}$  will be the same as for the 500 K. C. computation with  $\pm 15\%$  power supply.
- iv. Computer Run #8 65 K. C. Flip Flop +5% Power Supplies

The equations and part parameters except for the values of the conditioning resistors were the same as used for the 500 K. C. computer analyses.


## Nominal Solutions

The nominal solutions will be the same as the nominal solutions for the 65 K. C. computer analysis  $\pm 15\%$  power shown in iv.

Minimum I<sub>o</sub> is 8.9 ma.

Maximum power dissipation is 5.7 mw.

#### 2. FLIP FLOP TRANSIENT ANALYSIS



### <u>General</u>

The transient analysis of the flip flop is divided into two parts, a determination of the loop time\* of the flip flop containing

Loop time is of importance because it gives the <u>minimum amount</u> of <u>time</u> the <u>input signal</u> must pull down the input of the transistor being turned off if the flip flop is to change state.

<sup>\*</sup>Loop Time - is defined as the time interval between the start of a triggering signal (turn off) at the base of the flip flop ON transistor to a point in time where the input signal could end and the opposite transistor of the internal flip flop would be guaranteed to go from the active to the saturated state.

transistors  $Q_2$  and  $Q_3$ ; and the delay, rise, storage and fall times of the output buffer stages  $Q_1$  and  $Q_4$ .

## a. Inner F/F

# i. Calculation of IB2

The maximum flip flop loop time analysis starts by assuming transistors  $Q_1$  and  $Q_2$  are saturated (ON),  $Q_3$  is acting as an emitter follower and Q4 is in the OFF state. The power supplies are assumed to be at their low values, i.e., 5 volt supply, at 4.25 volts and the ambient temperature at -10°C. The reasons for these choices are that transistor currents are smallest at low power supply voltages, therefore, in general, circuit speeds decrease and at the low temperature, beta is lowest and Vbe drops are nighest, both tending to decrease circuit transient response. As the input swings from +4.25 v to +1.0 v,  $D_4$ does not conduct, it remains reverse biased because the steering voltage is at its high level. extstyle ethe base current,  $I_{ extbf{b}2}$  from  $Q_2$  and supplies a reverse turn off current (IB<sub>2</sub>) to  $Q_2$ . Besides just diverting Ib<sub>2</sub> from  $Q_2$ ,  $E_{in}$  also pulls down the collector of  $Q_3$  through diode  $D_2$ . The importance of this point will become more evident when the turn on time of  $Q_3$  is determined. To calculate the minimum value of  $I_{B_2}$ , it will be necessary to determine the minimum current through  $C_1$ ,  $I_{c_1}$ , and subtract the maximum  $I_{b_2}$  and the maximum current through the steering resistor Rg at low power supply

voltages and low temperature. The minimum current through  $C_1$  for a ramp  $E_{\mbox{in}}$  voltage with a 0.2  $\mbox{\sc M}$  sec fall time is

$$I_{\underline{c}1} = \frac{\Delta Q}{\Delta t} = \underline{C}_1 \cdot \frac{\Delta \underline{V}}{\Delta t} = 71.2 \times 10^{-12} \times \frac{3.25 \text{ V}}{0.2 \times 10^{-6} \text{ sec}}$$

= 1.16 ma

(<u>Note</u>: This is true when a voltage source drives the capacitor and a low impedance sink exists on the other side.)

The maximum current through Rg during storage time is

$$I_{Rg} = \frac{4.25 \text{ v} - (1.7 \text{ v} - 0.7 \text{ v})}{11.5 \text{ K}}$$

= 0.283 ma

From the  $\pm 15\%$  power supply computer run (7/10/64)

$$I_{b2} = 0.12 \text{ ma}$$

This minimum occurs at low power supply voltages, low temperature ( $V_{be}$ ,  $V_{D_2}$  and  $V_{be_2}$  maximum) and  $R_2$  maximum. To get  $I_{b_2}$  maximum at low temperature and low power supply,  $R_2$  should be minimum. If  $I_{b_2}$  is multiplied x 1.08, this is accomplished. Also initial tolerances on  $V_{be_1}$ ,  $V_{D_2}$  and  $V_{be_2}$  should be minimum rather than maximum in the computer solution. This results in an additional voltage across  $R_2$  of 0.16 v for  $V_{be_1}$ , 0.05 v for  $V_{be_2}$ , and 0.16 v for  $V_{D_2}$ . The resultant increase in  $I_{b_2}$  is  $\frac{0.37}{11.6}$  v = 0.03 ma.

 $Maximum \ I_{b2}$  at low temperature and low power supply voltage is then,

$$T_{b_2} = 0.12 \times 1.08 + 0.03 \text{ ma}$$
  
= 0.16 ma

The turn off current IB2 is then

$$I_{B_2} = I_{C_1} - I_{R_9} - I_{b_2}$$

$$= 1.16 \text{ ma} - 0.28 \text{ ma} - 0.16 \text{ ma}$$

$$= 0.72 \text{ ma}$$

ii. Storage Time Calculation for Q2

$$t_{s} = \frac{\gamma_{s}}{0.69} \quad \ln \frac{I_{b_{1}} + I_{B_{2}}}{I_{bs} + I_{B_{2}}} \text{ (from Appendix E) } I_{b_{1}} = I_{b_{2}}$$

$$= \frac{20}{0.69} \quad \ln \frac{0.16 + 0.72}{0.0 + 0.72} \qquad I_{B_{2}} = I_{B_{2}}$$

$$= \frac{20}{0.69} \quad \ln \frac{0.88}{0.72} \qquad I_{bs} = \frac{I_{c_{2}}}{I_{FE}} = \frac{I_{1}}{I_{FE}}$$

$$= \frac{0.26}{100} = .003$$

$$= 5.8 \text{ n sec}$$

$$\approx 0.0$$

The value for  $t_8$ , 5.8 n sec, was calculated on the basis of a constant reverse current  $I_{B2}$ . However, as was shown in the flip flop triggering analysis for a 0.2  $\mu$  sec, input at low temperature and low power supply, the time required in the worst case, from the start of pulling current away from the base of  $Q_2$  until all of the current through  $Q_2$  is diverted through  $Q_3$  is approximately 42 n sec. Since during this 42 n sec,  $Q_2$  is decreasing as  $Q_3$  is decreasing to zero fairly uniformly,

and 42 n sec is considerably longer than the computed 5.8 n sec for  $t_{\rm S}$ , then  $t_{\rm S}$  can be neglected as a factor in determining flip flop loop time. Looking at it from the standpoint of worst than worst case, since at the end of the 42 n sec, (if there were a stored base charge  $V_2$  would remain practically constant), close to the full  $I_{\rm B2}$  i.e., 0.72 ma would be applied and the 5.8 n sec  $t_{\rm S}$  would apply. It is felt that the worst than worst case just cited should not be applied here.

### iii. Turn Off Time Calculation for Q2

 $m Q_2$  is heavily saturated  $m I_{b_2} \approx \frac{2}{3} \, I_{c_2} \, (I_{c_2} = I_1 \, {
m from \, computer}$  run). Therefore, during the 42 n sec period in which  $m I_{b_2}$  is diverted, little turn OFF charge can be assumed to be taken from the base of  $m Q_2$ .

This is true because the 42 n sec is practically over before Q2 starts to come out of saturation i.e., it takes very little base current to saturate Q2,  $I_{bs2} << I_{b2}$ . Therefore, the current pulled through D3 must practically equal the initial  $I_{b2}$  before Q2 begins to turn OFF. Furthermore, at the end of the 42 n sec,  $V_2$  is at +1.4 v which is sufficiently low to guarantee no base current through Q2 at -10°C as shown by part data Appendix D. This means that at the end of this 42 n sec for all practical purposes, the only thing determining fall time is the response of the collector and collector circuit. The following will discuss in more detail, the reasons for this last statement.

Initially, when  $\mathbf{Q}_2$  is fully biased on,  $\mathbf{Q}_2$  is driven well into saturation as stated previously. This being the case, the equation

١,

for fall time would be tf =  $\frac{Q_b + Q_c}{I_{B_2} + 0.5 \ I_{bs}}$ , assuming a constant  $I_{B_2}$ .

If it is assumed in the worst case that the charge  $Q_b$  is not removed until after the 42 n sec have elapsed, then the time,  $t_{fQb}$ , to clear out  $Q_b$  is calculated as follows:

$$Q_b = \frac{1.2 \text{ I}_c}{2 \text{ m f}_t} = \frac{1.2 (0.3) (10^{-3})}{(2) (3.14) (25) (106)}$$

= 2.3 x 
$$10^{-12}$$
 coulombs  

$$t_{fQb} = \frac{Q_b}{T_{Ba}} = \frac{2.3 \times 10^{-12}}{0.85 \times 10^{-3}} = 2.7 \text{ n sec}$$

This term is quite small compared to the collector circuit component of  $t_{\mathbf{f}}$  as will be shown and can therefore be omitted.

Considering the collector circuit as it affects  $t_{\mathbf{f}}$ , the equivalent circuit would be as follows:




FIGURE 19

Since the base of  $Q_3$  is initially forward biased (emitter follower), the voltage across the base to emitter junction changes only a couple tenths of a volt when  $Q_3$  is brought into saturation. This being the case, the effect of  $C_{\mbox{ib}\mbox{3}}$  can be neglected. Also, capacitance on the emitter of  $Q_3$  can be neglected since it is attenuated by  $h_{FE_3}$ .  $C_{ob_2}$  is approximately 8 pf which is the average capacitance as  $V_{C2}$  goes from the ON condition to about +2 volts in the OFF condition, (from the Fairchild 2N914 data sheet curves, Input and Output Capacitance vs. Reverse Bias Voltage). For Cob3, if we assume in the worst case that the input signal remains at the base of  $Q_2$  for the full turn off time of  $Q_2$  then  $C_{\mbox{\scriptsize ob}\,\mbox{\scriptsize 3}}$  must be charged. Since  $D_2$  is forward biased by the trigger signal, this makes the collector of  $Q_3$  look like a low impedance, i.e., the input signal is from a low impedance source. From the Fairchild 2N914 data sheet curves for Cob, Cob; @ 0.4 v is about 9 pf. A  $V_{
m cb}$  of 0.4 v was chosen since the 0.2 sec voltage fall time input pulls the collector of  $Q_3$  down to about +1.3 volts while the base of  $Q_3$ is at about +0.5 volts. The initial difference,  $V_{\mbox{cb}3}$ , is then about 1.3 - 0.5 = 0.8 v. As  $V_{c2}$  increases,  $V_{cb3}$  decreases to 0 volts after which the collector becomes forward biased. The average  $V_{\mbox{cb}\,3}$  during this interval is then about 0.4 volts. Diode  $\mathrm{D}_4$  has a back bias of approximately 1 volt. From the FDS-6 curves from Fairchild the maximum diode capacitance is approximately 2 pf. If it is assumed that the packaging results in a stray capacitance,  $C_{\rm S}$ , of 5 pf then the total

capacitance 
$$C_T = C_S + C_{ob_2} + C_{ob_3} + C_{D_4}$$
  
= 5 pf + 8 pf + 9 pf + 2 pf  
= 24 pf

The time constant of the collector circuit for turn off is then T. C. = R  $C_T$  = 12.5 x  $10^3$  x 24 x  $10^{-12}$ = 300 x  $10^{-9}$  sec

At low temperature (-10°C), the collector of  $Q_2$  rises from +1.0 volt to +2.0 volts before being clamped, i.e., from 20% to 40% of the applied 5 volts. Referring to a standard time constant chart, it can be seen that this requires 0.3 T, C. The time required for the collector of  $Q_2$  to reach its final 2 volt value is then,

$$t_f = 0.3 \times 300 \times 10^{-9} \text{ sec} = 90 \text{ n sec}$$

Good correlation was obtained in laboratory measurements between this number and the measures  $t_{\rm f}$ . Subtracting out the effect of the scope probe capacitance the laboratory measurement indicated a  $t_{\rm f}$  on the breadboard of 100 n sec.

Returning again to consideration of how long an input trigger signal must hold the triggered base off for a guaranteed change in state of the flip flop, if the input signal at  $Q_2$  base should vanish after the 42 n sec time discussed previously with reference to triggering, the collectors of both transistors would be down and would both rise with a time constant as determined in the  $t_f$  calculations. The transistor

with the best combination of smallest collector voltage, lower  $V_{\rm eb}$ , lower beta, etc., would charge up fastest to the point of supplying base current to its opposite which would then regenerate and cause the flip flop to set, with the transistor being in the OFF conditions having the best combination of parameters just listed. It can now be seen that the end of the 42 n sec period is the flip flop uncertainty point. If the input signal were to end there, the state of the flip flop would be unpredictable in the worst case. It was shown that the worst case fall time of  $Q_2$  was 90 n sec. If we allow a mismatch of up to 30% in collector and stray capacitance, 8% in resistor mismatch and mismatch of 0.2 v in initial  $V_c$  voltage  $(\frac{0.2 \text{ v}}{5 \text{ v}} = .04 \approx .04 \text{ T. C.})$ , the time to charge fully (assuming that one side,  $Q_2$  has a T. C. of 188 n sec ie,  $C_{\rm ob3}$  drops out) is for  $Q_3$ ;  $t_{\rm f} = 0.3 \times 188$  n sec x .62 = 35 n sec for  $Q_2$ ;  $t_{\rm f} = 0.3 \times 188$  n sec x 1.04 = 59 n sec.

This says that in the worst case the trigger should hold down the previously ON base for at least 24 n sec past the 42 n sec previously discussed, to guarantee triggering the flip flop.

## b. Transient Analysis Flip Flop Buffer Stages

#### i. Storage Time

The time required to pull out the stored charge is given by,

$$t_s = t_b \ln \frac{I_{b_1} + I_{b_2}}{I_{b_2} + I_{bs}}$$

### Nominal Case

Using the flip flop computer analysis, Appendix C - Computer Run #5, for the nominal values of all parameters,

$$I_{b_1} = 0.54 \text{ ma}$$

$$I_{B_2} = \frac{3.7 \text{ V}}{100 \text{ K} \Omega} = 37 \text{ } \mu \text{a} \approx 0.04 \text{ ma}$$

$$h_{FE} = 55$$

$$I_{bs} = \frac{I_3 + I_4 + 4 \text{ Nand Loads}}{h_{FE}} = \frac{.12 \text{ ma} + .26 \text{ ma} + 4 \text{ x} .66 \text{ ma}}{55}$$

$$= 55 \text{ ma} \approx 0.05 \text{ ma}$$

$$t_b = T_s < 13 \text{ n sec (from 2N914 specification sheet)}$$
  
 $t_s = 13 \times 10^{-9} \ln \frac{0.54 + 0.04}{0.04 + 0.05} = 24 \text{ n sec}$ 

Observed value in the laboratory = 35 n sec.

## Worst Case (+15% Power Supplied)

$$t_s = \frac{\gamma s}{0.69}$$
 ln  $\frac{I_{b_1} + I_{B_2}}{I_{bs} + I_{B_2}}$ 

Worst case occurs at maximum  $V_{\rm CC}$ , minimum  $V_{\rm b}$  and high temperature. (Parameter values from Appendix C - F/F Computer Analysis.)

$$T_s = 20 \text{ n sec (from 2N914 specification sheet)}$$

$$I_{b1} = 0.78 \text{ ma}$$

$$I_{B_2} = \frac{2.55 \text{ v} + 0.51 \text{ v}}{104 \text{ K}} = 29 \mu a$$

$$\overline{h_{FE_1}}$$
 = 120 + 120 x 55 x 0.009 = 179.5

$$I_{\underline{bs}} \approx \frac{I_3 + I_4 + 1 \text{ Nand Load}}{h_{FE}} = \frac{0.15 + 0.34 + 0.79}{179.5}$$

$$t_{s} < \frac{20 \times 10^{-9}}{0.69} \quad \text{In} \quad \frac{0.78 + .029}{0.007 + .029} = 29 \times 10^{-9} \quad \text{In } 22.4$$

$$t_{s} < 87 \text{ n sec}$$

## Worst Case (±5% Power Supplies)

$$T_s = 20 \text{ n sec}$$

$$\overline{I_{b_1}} = 0.68 \text{ ma}$$

$$I_{B_2} = 32 \mu a$$

$$I_{\underline{bs}} = \frac{0.14 \text{ ma} + 0.29 \text{ ma} + 0.71 \text{ ma}}{179.5} = 6 \text{ // a}$$

$$t_s = 29 \times 10^{-9}$$
  $1n \frac{0.68 + 0.032}{0.006 + 0.032}$ 

$$t_s = 84 \text{ n sec}$$

#### ii. Fall Time (Voltage Rise Time)

The fall times of interest are:

The time the voltage rises, driving another flip flop.

The time the voltage rises until it reaches  $v_{be}$  +  $v_{D_4}$  +  $v_{D_5}$  -  $v_{D_1}$ 

(Nand parameters) when driving Nands only. This time is of interest in determining the turn on time of the Nand.

The worst case condition of driving the Nands and one F/F input. This is a repetition rate consideration and any F/F input loads greater than one, will decrease the  $t_f$  and thus increase possible repetition rate.

The fall time equation for the lightly saturated case, i.e., worst case solutions, is given by:

$$t_{f} = \boxed{\frac{T_{a} + \frac{h_{fe} R_{L} Q_{c}}{V_{cc}}}{I_{B_{2}}}} \quad 1n \quad \frac{I_{B_{2}} + I_{bs}}{I_{B_{2}}}$$

since

$$\frac{h_{\text{fe}} R_{\text{L}}}{V_{\text{cc}}} = \frac{1}{I_{\text{bs}}}$$

$$t_{f} = \boxed{\underbrace{\mathcal{T}_{a}}} + \underbrace{\frac{Q_{c}}{I_{bs}}} \quad \text{In} \quad \frac{I_{B_{2}} + I_{bs}}{I_{B_{2}}}$$

For the case where the buffer stages are fairly heavily saturated,

$$t_f = \frac{Q_b + Q_c}{I_{B_2} + 0.5 I_{bs}}$$

$$Q_{B} = \frac{1.2 \text{ }^{I}\text{c}}{2 \pi \text{ fr}}$$

## Nomina1

For purposes of checking the validity of the charge equation approach to calculating  $t_{\rm f}$ , a nominal solution is calculated and measurements made in the laboratory.

$$Q_b = \frac{1.2 \times 3.0 \times 10^{-3}}{6.2 \times 300 \times 10^{-12}} = 1.9 \times 10^{-12} \text{ coulombs}$$

$$Q_c = 1.2 C_{ob} V_{cb} = 1.2 \times 4.5 \times 10^{-12} \times 5$$
  
= 27 x 10<sup>-12</sup> coulombs

$$h_{fe} = 25$$

$$IB_2 = 35 \mu a$$

$$I_{bs} = \frac{I "o" + I_3 + I_4}{h_{fe}} = 55 \mu a \text{ for } I "o" + I_3 + I_4 = 3 \text{ ma}$$

(For these calculations and measurements, a resistor to +5 volts simulates Nand loads).

 $C_{\rm S}$  = 2 pf = stray capacitance across emitter to base of circuit including transistor loads.

 $Q_{S'} = C_{S} \times 5 \text{ v} = 1.0 \times 10^{-12} \times 5 \text{ volts} = 5 \times 10^{-12} \text{ coulombs}$ then,  $t_{f} = \frac{Q_{b} + Q_{c} + Q_{sb-e}}{I_{B2} + 0.5 I_{bs}}$ 

 $= \frac{1.9 \times 10^{-12} + 27 \times 10^{-12} + 5.0 \times 10^{-12}}{35 \times 10^{-6} + 27.5 \times 10^{-6}}$ 

 $= 0.55 \mu sec*$ 

## Worst Case (+15% Power Supplies)

Worst case occurs at maximum  $V_b$  (-2.55 v), minimum  $V_{cc}$  (4.25 v) low temperature (-10°C), on minimum  $h_{fe}$ . For worst case, Equation 9, Appendix E, is used.

<sup>\*</sup>Measurements in the laboratory with the above operating conditions, showed a  $t_f$  of  $0.5\,\mu$ sec which is in good agreement with the calculated value. Also, laboratory results show that in some cases, the  $c_{ib}$  of the inner transistor assists in turn off of the outer transistor.

$$t_f = \sqrt{I_a + \frac{Q_c}{I_{bs}}} \qquad \ln \frac{I_{B_2} + I_{bs}}{I_{B_2}}$$

$$h_{fe} = 25$$

 $I_{in} = 534 \mu a$  (from Nand  $t_f$  calculations)

$$Q_c = 1.2 \times 6 \times 10^{-12} \times 4.25 = 30.6 \times 10^{-12}$$

 $I_4 = 0$  (conditioned by another F/F or Nand)

$$I_{B_{2}_{10} \circ C} = \frac{V_{be_{1}} + V_{b}}{\overline{R}_{8}} \ge 25 \mu a$$

$$I_3 = 102 \mu a$$

$$\gamma_a = 0.53 \text{ n sec}$$

$$I_{bs} = \frac{\text{number of loads x } I_{in} + I_3}{\frac{h_{fe}}{}} = \frac{(\# + *) \times 534 \, \# a + 102 \, \# a}{25}$$

$$= (# + *) \times 21,4 \mu a + 4.1 \mu a$$

# = number of Nand loads

\* = number of F/F inputs


## F/F D. C. Loading

F/F loading only. Using Equation 9 for turn off time,

$$t_f = 0.9 \boxed{0.53 \text{ n sec} + \frac{30.6 \times 10^{-12}}{* \times 21.4 \times 10^{-6} + 4.1 \times 10^{-6}}} \text{ ln}$$

$$\frac{29.1 + * 21.4}{25}$$

Note: Multiplying time 0.9 yields actual measured 90% value. A plot of worst case turn off time ( $t_f$ ) versus number of F/F inputs is given in Figure 20.



# D. C. (F/F) and Capacitive Loading

In order to factor in the capacitive loading, the worst case turn off time is taken as the sum of two times: the D. C.  $t_f$  and  $2.3 \times R_L$   $C_S$ . The 2.3 term yields the time at which  $R_L$   $C_S$  is at 90% of final value.

$$t_{f} = 0.9 \boxed{0.53 \times 10^{-9} + \frac{30.6 \times 10^{-6}}{* \times 21.4 + 4.1}}$$
 ln  $29.1 + * \times 21.4$   
+  $\frac{14.7 \times 10^{3} C_{s}}{25}$ 

A plot of D. C. (F/F) and capactivie loading is given in Figure 21.

### Nand D. C. Loading

Figure 20 is not valid for Nand D. C. loading. In the case of Nand D. C. loading, the output rises in the same manner as for F/F loading until it reaches  $V_{be} + V_{D_4} + V_{D_5} - V_{D1} \equiv V_c$  of the Nand. From this time until it reaches the final value the turn off is determined by  $R_3$ . The time required to reach  $V_c$  of the Nand can be found solving the following equation. Assuming the fall time to be an exponential

$$V_{c} = V_{cc} (1 - e - t_{fN} \times 2.3/t_{f})$$

For the worst case as solved in the Nand  $t_f$  analysis:

$$t_{fN} = 0.217 t_{f}$$

Figure 20 also contains a plot of  $t_{\rm fN}$ .  $t_{\rm fN}$  is only of interest in determining the turn on delay of the Nand, since the F/F output will rise to  $V_{\rm CC}$ . This case is covered under combination loads of F/F and Nands.

## D.C. (Nand) and Capacitive Loading

tfN is calculated in the same manner as part C.

 $t_{fN} = 0.27 t_{f}$ 

Figure 22 is a plot of tfN versus D.C. (Nand) and capacitive loading.

## F/F and Nand Loading

The condition of driving a combination of Nands and F/F's is the combination of two times:  $t_{\rm fN}$  and the time required to rise from  $V_{\rm c}$  to 90%  $V_{\rm cc}$ . This time tff is given by:

$$t_{ff} = 0.217 \left[ 0.53 \times 10^{-9} + \frac{30.6 \times 10^{-6}}{(* + \#) \times 21.4 + 4.1} \right] ln$$

$$\frac{29.1 + (\# + *) 21.4}{25} + 0.773 \left[ 0.53 \times 10^{-9} + \frac{30.6 \times 10^{-6}}{* \times 21.4 + 4.1} \right]$$

$$ln \quad \frac{29.1 + * \times 21.4}{25} + \frac{0.217 \times 14.7 \times 10^3 C_s}{\# + *}$$

$$+ \frac{0.773 \times 14.7 \times 10^3 \times C_s}{25}$$

or 
$$t_f = t_{fN} + 0.78 t_f$$

Example: For the worst case of no Nands; one F/F input and 30 pf stray capacitance:

 $t_f = 1.28 \mu sec$  - this is sufficient to guarantee 500KC operation,

## Worst Case (+5% Power Supplies)


Worst case parameters are:


$$h_{FE} = 25$$

$$I_{in} = 608 \, \text{Ma} \quad \text{(from Nand t}_{f} \text{ calculation)}$$

$$Q_c = 34.2 \times 10^{-12}$$

$$I_4 = 0$$





$$I_{B_2} \ge 26 \mu a$$
 $I_3 = 115 \mu a$ 
 $T_a = 0.53 \text{ n sec}$ 

$$I_{bs} = \frac{(\# + *) \times 608 \mu a + 115 \mu a}{25} = (\# + *) \times 24.3 \mu a + 4.6 \mu a$$

$$t_{f F/F} = 0.9$$
 0.53 x 10<sup>-9</sup> +  $\frac{34.2 \times 10^6}{* \times 24.3 + 4.6}$  1n  $\frac{30.6 + * \times 24.3}{26}$ 

A plot of worst case turn off time ( $t_f$ ) versus the number of F/F inputs is given in Figure 20. (Note: The  $\pm 5\%$  and  $\pm 15\%$  power supply curves are approximately the same therefore only one curve is shown).

## D. C. (F/F) and Capacitive Loading

The capactivie loading was factored in the same way as for the ±15% P. S. case. A plot of D. C. and capacitive loading is given in Figure 21.

## Nand D. C. Loading

The case of the Nand D. C. loading is similar to part c of the ±15% P. S. case. The resulting curve is approximately the same curve as Figure 20.

## D. C. Nand and Capacitive Loading

Since  $t_{fN}$  is approximately the same for the  $\pm 5\%$  P. S. case, the condition of capacitive loading is also the same as given in Figure 22.

### iii. Rise Time (Voltage Fall Time)

The time required to saturate  $Q_1$  or  $Q_4$  in the nominal case is given by:

$$t_r = \frac{Q_b + Q_c + Q_{sbe}}{I_{b1} - 0.5 I_{bs}}$$

#### Nominal Nominal

From the previous  $t_f$  calculations and under the same load conditions.

$$Q_b = 1.9 \times 10^{-12} \text{ coulombs}$$

$$Q_c = 27 \times 10^{-12}$$
 coulombs

$$Q_{\text{sbe}} \approx 5 \times 10^{-12} \text{ coulombs}$$

$$I_{bs} = 0.055 \text{ ma}$$

 $I_{b1} = 0.54$  ma (Nominal solution for  $I_{b1}$  computer run Appendix III)

$$t_r = \frac{1.9 \times 10^{-12} + 27 \times 10^{-12} + 5 \times 10^{-12}}{0.54 \times 10^{-3}} = 65 \text{ nsec.}$$

Observed value in the laboratory 70 n sec.

## Worst Case (+15% Power Supplies)

Since the rise time is of prime interest in connection with the F/F triggering, the worst case conditions are low power supplies and low temperature.

## D. C. Loading Only

$$I_{b_1} = 325 \mu a$$

$$\gamma_a = 0.53 \text{ n sec}$$

$$Q_{c} = 30.6 \times 10^{-12}$$

$$I_{bs} = \frac{I_{in} \times (\# + *)}{h_{fe}} = \frac{525 \times 10^{-6} (\# + *)}{25}$$

$$= 21 \times 10^{-6} \times (\# + *)$$

$$t_{r} = \boxed{0.53 \times 10^{-9} + \frac{1.455 \times 10^{-6}}{(\# + *)}} \quad \text{In} \quad \frac{325}{325 - 21 \times (\# + *)}$$

Figure 23 is a worst case plot of tr versus number of D. D. loads.

### Capacitive Loading

In order to include the effect of capacitive loading, an additional charge must be supplied to the base. The total charge supplied to the base is then given by the sum of  $Q_{\rm c}$  plus  $Q_{\rm s}$ .  $Q_{\rm s}$  is the stray capacitive charge reflected to the base. The rise time equation can be written as:


$$t_r = \underbrace{\sum_{a} + \frac{Q_c + Q_s}{I_{bs}}}_{h_{fe}} = \underbrace{\sum_{a} + \frac{I_{b1}}{I_{b1} - I_{bs}}}_{h_{fe}}$$


For the worst case condition being considered:

$$t_r = \boxed{0.53 \times 10^{-9} + \frac{1.455 \times 10^{-6} + 7.9 \times 10^3 \text{ C}_S}{\# + *}}$$

$$\frac{325}{325 - 21 \times (\# + *)}$$

Figure 24 is a worst case plot of  $t_{\mathbf{r}}$  versus number of loads for D. C. loading.





### Worst Case (+5% Power Supplies)

#### D. C. Loading Only

$$I_{b1} = 411 \text{ ma}$$

$$T_a = 0.53 \text{ n sec}$$

$$Q_c = 34.2 \times 10^{-12}$$

$$I_{bs} = 24.2 \times 10^{-6} \times (\# + *)$$

$$t_r = \boxed{0.53 \times 10^{-9} + \frac{1.415 \times 10^{-6}}{\# + *}} \text{ ln } \frac{411}{411 - 24.2 \times (\# + *)}$$

Figure 25 is a worst case plot of  $t_r$  versus number of loads for D. C. loading.

Capacitive Loading

$$t_r = 0.53 \times 10^{-9} + \frac{1.415 \times 10^{-6} + 7.85 \times 10^3 \times C_s}{\# + *}$$
 In

Figure 26 is a plot of  $t_r$  versus D. C. and capacitive loading.


### 4. <u>Delay Time</u>


The delay time as defined as starting from the time the input waveform has decreased 10% to the time the output waveform has decreased 10% is the sum of the following items:

 $t_{VT}$  - time required to exceed the threshold voltage

 $t_s$  - storage time of inner transistor

 $t_f$  - rise time of the collector of the inner transistor





tdr - delay time of outer transistor that is being turned on
 tr - 10% of rise time of outer transistor

As discussed in the transient analysis of the inner transistor,  $t_s$  is negligible. In addition, since the rise time of the outer transient is approximately an exponential, the initial 10% decrease of the output can also be assumed negligible. Therefore, the delay time is very nearly given by

$$t_d = t_{VT} + t_f \text{ (inner transistor)} + t_{dr}$$

The worst case  $t_{VT}$  can be obtained from the triggering analysis. The  $t_f$  of the inner transistor is given in the transient analysis of the inner transistor.  $t_{dr}$  can be calculated as follows:

#### Nominal Nominal

 $I_{b_1}$  = 0.54 ma  $Q_e$  = 1.67  $C_{ib}$   $V_{be_{off}}$  = 1.67 x 6 x  $10^{-12}$  x 0.5 = 5.0 x  $10^{-12}$   $Q_{cd}$  = 1.2  $C_{ob}$   $V_{cb}$  = 1.2 x 4.5 x  $10^{-12}$  x 0.5 = 2.70 x  $10^{-12}$  $t_{ri}$  = 30 nsec.

The 30 nsec. number for tri is an estimate. It is based on the fact that the internal Flip-Flop has a  $t_f$  of 90 nsec. (which actually is what turns on the opposite side of the Flip-Flop and when  $t_d$  occurs). This results from a time constant of 300 nsec, (see transient analysis of internal F/F). Considering that during the  $t_d$  time of the output buffer  $(Q_4)$ , the collector of  $Q_2$  need only rise about 0.5v once the emitter of  $Q_3$  begins to pull up the base of  $Q_1$  from its nominally OFF condition of about -0.1v to +0.4 volts. The 0.4 volt value is where

appreciable base current begins to flow through  $Q_1$ . Since the time constant of the circuit driving the base of  $Q_1$  is 300 n sec and the circuit must swing  $\frac{0.5 \text{ v}}{5 \text{ v}} \times 100\% = 10\%$  of the applied voltage during td, then the tri of the input signal during time td is  $10\% \times 300 = 30$  n sec. Then

$$t_{dr} = \frac{2 \times 30 \times 10^{-9}}{0.54 \times 10^{-3}} (5.0 \times 10^{-12} + 2.7 \times 10^{-12})^{\frac{1}{2}}$$

$$= 29.3 \text{ n sec}$$

Observed value in the laboratory was 32 n sec.

<u>Worst Case</u> (+15% Power Supplies)

Worst case occurs at minimum  $V_{cc}$ ,  $V_b$ , and low temperature.

$$I_{b1} = 325 \mu a$$
 $Q_e = 1.67 \times 9 \times 10^{-12} \times (V_{be1} - V_1) = 10.5 \times 10^{-12}$ 
 $Q_c = 1.2 \times 6 \times 10^{-12} \times (V_{be1} - V_1) = 5.1 \times 10^{-12}$ 
 $t_{ri} = 45 \text{ n sec (assuming 15\% of worst case time constant)}$ 
 $t_{dr} = 66 \text{ n sec}$ 

Worst Case (+5% Power Supplies)

$$I_{b_1} = 411 \,\mu a$$
 $Q_e = 10.5 \times 10^{-12}$ 
 $Q_c = 5.1 \times 10^{-12}$ 
 $t_{ri} \le 45 \text{ n sec}$ 
 $t_{dr} = 59 \text{ n sec}$ 

The nominal case delay time of the F/F is then equal to

$$t_d = t_{VT} + t_f + t_{dr}$$

= 40 n sec + 30 n sec + 29.3 n sec

= 110n sec

Observed value = 170 n sec.

The worst case delay time (15% P. S.) is equal to

$$t_d = 110 \text{ n sec} + 45 \text{ n sec} + 66 \text{ n sec}$$

= 221 n sec

## 3. Flip Flop Triggering:

In analyzing the triggering of the F/F, three time constants and equivalent circuits must be considered.

1. Initially, the inside of the capacitor, on the side that is conditioned, sets at  $V_{\rm T}$  (threshold voltage). The A.C. equivalent circuit is given in Figure 27. From time zero, with reference to the start of the triggering edge, until  $D_3$  is forward biased,  $R_{\rm eq}$  is  $R_5$  paralleled by  $R_9$ .




Figure 27

- 2. After  $D_3$  is forward biased, but before diode  $D_5$  is cut off,  $R_{\rm eq}$  is  $R_5$ ,  $R_9$  and  $R_2$  in parallel. By assuming  $R_2$  is switched in as soon as  $D_3$  is forward biased, a condition slightly worse than worst case is guaranteed. This is offset by the assumption that is negligible,
  - 3. After  $D_5$  is cut off,  $R_{eq}$  is  $R_9$  and  $R_2$  parallel.

The analysis for a ramp input driving the input networks is given in Appendix F.

### A. Nominal

The voltage threshold is given by

$$V_{T} = \frac{R_{9} R_{5}}{R_{9} + R_{5}} \left( \frac{V_{cc}}{R_{9}} + I_{DL3} + \frac{V_{D5}}{R_{5}} + V_{ce} \right)$$

$$= 1.96 \text{ v}$$

The voltage at the base of Q2 is given by

$$v_2 = v_{be_{Q_1}} + v_{be_{Q_2}} = 1.4 \text{ v}$$

The voltage on the inside of the capacitor as a function of time is given by (see Appendix F for derivation).

$$v(t) = V_i - \frac{R_{eq} E C_1}{t_r} \left[ 1 - e^{-t} R_{eq} C_1 \right] + \frac{It}{C_1}$$

1. Until  $D_3$  is forward biased

$$V_i = V_T$$

E = driving potential

$$I = D.C.$$
 current (I<sub>4</sub>)

Reg = Rg and Rs in parallel

Substituting in the following nominal values:

$$V_T = 1.96 v$$

$$R_{eq} = 3.38 \text{ K}$$

$$E = V_{cc} - V_{ce} - V_{D7} = 4.25$$

$$C = 75 pf$$

$$v(t) = 1.96 - \frac{10.7 \times 10^{-7}}{t_r}$$
 (1 - e<sup>-t</sup>/254 x 10<sup>-9</sup>)+3.33 x 10<sup>6</sup> t

2. After D3 is forward biased and before D5 is cut off

$$R_{eq} = 2.64K$$

$$I = I_{b2} + I_4 = 225 \mu a + 250 \mu a = 475 \mu a$$

$$v(t) = V_{t1} - \frac{8.4 \times 10^{-7}}{t_r} \qquad (1 - e^{-(t - t_1)}) = 198 \times 10^{-9}) + 6.33 \times 10^{-6} \text{ (t-t_1)}$$

3, After  $D_5$  is cut off

$$V_i = V_{+2}$$
 (the voltage at the time  $D_5$  is cut off)

$$R_{eq} = 6K$$

$$I = I_{b2} + I_4 = 475 \mu a$$

$$v(t) = v_{t2} - \frac{19.1 \times 10^{-7}}{t_r} (1 - e^{-(t-t2)}/450 \times 10^{-9}) + 6.33 \times 10^{6}(t-t_2)$$

4. After the edge of the input pulse has passed,

$$v(t) = (V_{cc} - V_i) (1 - e^{-t}/R_{eq}C) + V_i$$


From Appendix F

 $V_i = V_{tr}$  the voltage a time  $t_r$ .

$$v(t) = (5 - V_{tr}) (1 - e^{-(t-t_r)}/450 \times 10^{-9}) + V_{tr}$$

Figure 29 is a plot of the voltage on the inside of the capacitor as a function of time for  $t_r$  of input = 100 nsec.

Figure 29 also contains a plot of the voltage on the base of  $Q_2$ . The effect of  $D_3$  is included in the base voltage plot. In order to guarantee triggering,  $Q_2$  must be kept "off" for a particular length



of time. If the F/F has not flipped and reach a steady state by the time the voltage on the base rises to a turn on value, the F/F won't flip. For a turn on voltage of 1.1v nominal, the guaranteed off time is seen to be >300 nsec.

## B. Worst Case (+15% Power Supplies)

The worst case triggering occurs at low power supplies, low temperature, maximum  $V_{\text{t}}$ , and minimum  $V_{\text{2}}$ .

$$V_T = 1.96v$$

$$V_2 = V_{b1} + 35 \times I_{C_{b1}} + V_{b2} + 35 \times I_{C_{b2}} = 1.58v$$

$$V_{NI}(-10^{\circ}C) = 1.96 - 1.58 + V_{D3} = 0.91v$$

The voltage on the inside of the capacitor as a function of time using equation 10 Appendix F is given by

Until D<sub>3</sub> is forward biased.

$$V_i = V_T = 1.96v$$
 $R_{eq} = 3.24K$ 
 $E = 3.28v$ 
 $C = 71.2 pf$ 
 $I_4 = 200 \mu a$ 
 $I_{b2} = 150 \mu a$ 

$$v(t) = 1.96 - \frac{7.58 \times 10^{-7}}{t_r}$$
 (1 - e - t/241 x 10-9) + 2.81 x 10<sup>6</sup> t

2 After  $D_3$  is forward biased and before  $D_5$  is cut off

$$V_i = V_{t_1}$$
 $R_{eq} = 2.54K$ 
 $I = 350 \mu a$ 

$$v(t) = V_{t1} - \frac{5.92 \times 10^{-7}}{t_r} (1 - e^{-(t-t_1)}) / 181 \times 10^{-4}) + 4.9 \times 10^{6}(t-t_1)$$

3. After D<sub>5</sub> is cut off

$$V_{ce} + V_{D5} = 0.44 + 2.3 \times 10^{-3} \times 35 + 0.1 = 0.62$$

$$v_i = v_{t2}$$

$$R_{eq} = 5.76K$$

I = 350 
$$\mu$$
 a  
 $v(t) = V_{t2} - \frac{13.46 \times 10^{-7}}{t_r} (1 - e^{-(t-t_2)} / 400 \times 10^{-9}) + 4.91 \times 10^{6} (t-t_2)$ 

4. After the edge of the input pulse has passed

$$v(t) = (4.25 - V_{tr}) (1 - e^{-(t-t_r)}/400 \times 10^{-4}) + V_{tr}$$

using Equation 11 Appendix F

Figures 30 and 31 are plots of the voltage on the inside of the capacitor and the base for  $t_r = 200$  nsec. and 275 nsec. respectively. In Figure 30 if it is assumed that a minimum change of 180 mv is sufficient to guarantee regeneration in the F/F, then the base is kept below this for 98 nsec.


C. Worst Case (+5% Power Supplies)


$$V_T = 2.10v$$

$$V_2 = 1.58v$$

$$V_{NI} = 1.08v$$

The voltage on the inside of the capacitor as a function of time using equation 10 is given by





$$V_i = V_T = 2.10v$$

$$R_{eq} = 3.24K$$

$$E = 3.78v$$

$$C = 71.2 pf$$

$$I_4 = 230 \mu a$$

$$I_{b2} = 200 \mu a$$

$$v(t) = 2.1 - \frac{8.72 \times 10^{-7}}{t_r} (1 - e^{-t}/241 \times 10^{-4}) + 3.23 \times 10^6 t$$

# 2. After $\mathbf{D}_3$ is forward biased and before $\mathbf{D}_5$ is cut off

$$V_i = V_{ti}$$

$$R_e q = 2.54K$$

$$I = 430 \mu a$$

$$v(t) = V_{t1} - \frac{6.82 \times 10^{-7}}{t_r} \quad (1 - e^{-(t-t_1)}) = 181 \times 10^{-9} + 6.04 \times 10^{6}$$

$$(t-t_1)$$

# 3. After $D_5$ is cut off

$$v_{cc} + v_{D5} = 0.62$$

$$v_i = v_{t2}$$

$$R_{eq} = 5.76K$$

$$I = 430 \mu a$$

$$v(t) = V_{t2} - \frac{15.50 \times 10^{-7}}{tr}$$
 (1 - e -(t-t<sub>2</sub>)/400 x 10<sup>-9</sup>) -6.04 x 10<sup>6</sup> (t-t<sub>2</sub>)


# 4. After the edge of the input pulse has passed

$$v(t) = (4.75 - V_{tr}) (1 - e^{-(t-t)}/400 \times 10^{-9}) + V_{tr}$$


Figure 32 and 33 are plots of the voltage on the inside of the capacitor and the base for  $t_{\rm r}$  = 200 nsec and 275 nsec. respectively.


### 4. Repetition Rate

1. In analyzing the repetition rate of the F/F, its use as a counter (toggle) shift register, and conditioned by a gate must be considered. The input circuitry which determines the repetition rate is shown below.



Defining the conditioning terminal as A and the triggering terminal as B, a table of all possible input and triggering conditions can be made. In this way the time constants and total  $\triangle$  V on the capacitor can be determined and the limiting condition on the repetition rate can be found.





1 1 0 1 1 2 2 R <sub>5</sub> + R <sub>11</sub> -3 Getting set to be triggered.  2 0 1 1 1 1		A initial	A final	B initial	B final	R in time constant	νV	
gate.  3 1 0 0 0 R <sub>5</sub> -3 No action.  4 0 1 0 0 R <sub>9</sub> +3 Conditioning gate.  5 1 1 1 0 R <sub>9</sub> 4.2 Gating out.  6 1 1 0 0 1 R <sub>9</sub> + R <sub>11</sub> -4.2 No action.  7 0 0 1 0 Triggering  8 0 0 0 1 0 R <sub>5</sub> + R <sub>11</sub> -3 Charging capacitor for triggering.  9 1 0 1 0 ≈ R <sub>2</sub> -1.2 The RC delay prevents triggering.  10 0 1 R <sub>9</sub> + R <sub>11</sub> +1.2 Conditioning gate.  11 1 0 0 1 R <sub>5</sub> + R <sub>11</sub> -1.2 Charging capacitor for triggering.	1	1	0	1	1	$\approx R_5 + R_{11}$	-3	' '
4 0 1 0 0 R <sub>9</sub> +3 Conditioning gate.  5 1 1 1 0 R <sub>9</sub> 4.2 Gating out.  6 1 1 0 1 R <sub>9</sub> + R <sub>11</sub> -4.2 No action.  7 0 0 1 0 1 ∞ R <sub>5</sub> + R <sub>11</sub> -3 Charging capacitor for triggering.  9 1 0 1 0 ≈ R <sub>2</sub> -1.2 The RC delay prevents triggering.  10 0 1 R <sub>9</sub> + R <sub>11</sub> +1.2 Conditioning gate.  11 1 0 0 1 R <sub>5</sub> + R <sub>11</sub> -1.2 Charging capacitor for triggering.	2	0	1	1	1	R 9+ R <sub>11</sub>	+3	_
gate.  5 1 1 1 0 R9 4.2 Gating out.  6 1 1 0 1 0 R9 + R11 -4.2 No action.  7 0 0 1 0 Triggering  8 0 0 0 1 0 R5 + R11 -3 Charging capacitor for triggering.  9 1 0 1 0 $\approx$ R2 -1.2 The RC delay prevents triggering.  10 0 1 R9 + R11 +1.2 Conditioning gate.  11 1 0 0 1 R5 + R11 -1.2 Charging capacitor for triggering.	3	1	0	0	0	R <sub>5</sub>	-3	No action.
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	4	0	1	0	0	R <sub>9</sub>	+3	
7       0       0       1       0       Triggering         8       0       0       0       1 $\approx R_5 + R_{11}$ -3 Charging capacitor for triggering.         9       1       0       1       0 $\approx R_2$ -1.2 The RC delay prevents triggering.         10       0       1       0       1 $R_9 + R_{11}$ +1.2 Conditioning gate.         11       1       0       0       1 $R_5 + R_{11}$ -1.2 Charging capacitor for triggering.	5	1	1	1	0	R9	4.2	Gating out.
8 0 0 0 1 $\approx$ R <sub>5</sub> + R <sub>11</sub> -3 Charging capacitor for triggering. 9 1 0 1 0 $\approx$ R <sub>2</sub> -1.2 The RC delay prevents triggering. 10 0 1 0 1 R <sub>9</sub> + R <sub>11</sub> +1.2 Conditioning gate. 11 1 0 0 1 R <sub>5</sub> + R <sub>11</sub> -1.2 Charging capacitor for triggering.	6	1	1	0	1	$R9 + R_{11}$	-4.2	No action.
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	7	0	0	1	0			Triggering
prevents triggering.  10 0 1 0 1 R9 + R11 +1.2 Conditioning gate.  11 1 0 0 1 R5 + R11 -1.2 Charging capacitor for triggering.	8	0	0	0	1	$\approx$ R <sub>5</sub> + R <sub>11</sub>	-3	acitor for
gate. $\begin{array}{cccccccccccccccccccccccccccccccccccc$	9	1	0	1	0	$\approx R_2$	-1.2	prevents
acitor for triggering.	10	0	1	0	1	$R_9 + R_{11}$	+1.2	
12 0 1 1 0 Triggering.	13	1 1	0	0	1	$R_5 + R_{11}$	-1.2	acitor for
	13	2 0	1	1	0			Triggering.

The longest time constant is  $R9 + R_{11}$  which occurs for cases 2, 6, and 10. Case 6 doesn't matter since nothing is happening. Case 2 is the worst case since it has the largest  $\triangle$  V. This case can occur when the F/F is connected in a shift register or when it is conditioned by any logic element. When it is connected as a shift register the difference in charge on the two capacitors will guarantee no false triggering.

### 2. 500K.C. Flip Flop

The worst case to be considered is when a single input is conditioned.

$$R_Q = 12K$$

$$R_{11} = 6.2K$$

$$C = 75 pf$$

The worst case time constant is equal to:

= 1.04 (12 x 
$$10^3$$
 + 6.2 x  $10^3$ ) x 1.05 x 75 x  $10^{-12}$ 

= 1.49 usec.

In two microseconds the voltage on the inside of the capacitor has charged to

= 
$$Vt + (Vcc - Vt) (1-e^{-t}/\tau)$$

From Computer Run #5

$$Vcc = 5.75$$

$$Vt = 2.15$$

$$= 2.5 + (3.6) (1-e^{-1.34})$$

$$= 4.81$$

Before triggering would occur the voltage on the inside of the capacitor would have to be decreased 4.81 - 2.15 +  $\rm V_{NI}$  volts.

$$V_{NI} = Vt - VbeQ_1 - VbeQ_2 + VD_3$$
  
= 2.15 - 0.81 - 2.5 x 10<sup>-3</sup> x 35 - 0.7 - 2.5 x 10<sup>-3</sup> x 35 + 0.5  
= 0.975

A total change of 3.6von the inside of the capacitor is then required to trigger the F/F. As can be seen by the plots for nominal and worst case triggering an attenuation of the input pulse of approximately

72% results. For a Vcc of 5.75 an input pulse of Vcc-Vce-VD $_7$  = 5.0 results - attenuated by 72% yields 3.6 v. Therefore 500 KC operation is guaranteed under the worst case conditions.

3. 65K.C. Flip Flop - As explained previously,  $R_5$ ,  $R_9$ , and  $R_{11}$  were increased in value by almost ten times to result in a flip flop that would operate to at least 50K.C. The values chosen

were  $R_5 = 39$ K ohm

 $R_{\rm q} = 100 \text{K ohm}$ 

 $R_{11} = 39K \text{ ohm}$ 

The worst case time constant as shown in the previous 500K.C. repetition rate analysis is:

$$=$$
  $\overline{R9}$  +  $\overline{R_{11}}$  x  $\overline{C}$   $=$  1.49  $\mu$  sec.

Then for the higher values for  $\mathbf{R}_{5}$  and  $\mathbf{R}_{9}$  the time constant is

= 
$$1.04 (100 \times 10^3 + 39 \times 10^3) \times 1.05 \times 75 \times 10^{-12}$$

= 11.4 sec.

The maximum repetition rate is then

$$= 1.49 \text{ sec.} \times 500\text{K.C.}$$

= 65K.C.

This is based on the triggering and repetition rate analysis performed previously for the 500K.C. flip flop. Actually the repetition rate will be slightly greater than 65K.C. The reason for this is that during triggering less charging current will be applied to

the capacitor,  $(R_5,\ R_9$  and  $R_{11}$  are larger). Therefore less voltage swing is required at the flip flop side of the capacitor for guaranteed triggering.

### References:

- 1. G.E. Transistor Manual Sixth Edition 1962
- 2. "Using Charge Concepts in Transient Analysis of Transistor Switching Circuits" Electronic Design, August 16, 1963, August 30, 1963.
- 3. Transistor Engineering Phillips McGraw-Hill 1962
- 4. Transient Response In Transistors Kvammi G.E. TIS R61EGP8

#### APPENDIX A

Glossary Cib emitter to base capacitance collector to base capacitance Cob stray capacitance Cs E driving potential fan out/fan in F gain bandwidth product ft beta  $h_{FE}$ reverse current I<sub>B2</sub> current required to saturate transistor Ibs collector to base leakage Ico diode leakage Int. emitter to base leakage Ieo current being pulled out of Nand input Iin output current capability T"0" power dissipated when output of Nand is in the zero state Power "o" power dissipated when output of Nand is in the one state Power "1" active base charge required to permit a given collector ОЪ current to flow charge needed to charge collector depletion region Qc charge necessary to charge emitter depletion region Qe charge due to stray capacitance reflected to the base Qs

Laplace domain operator

8

total delay time  $\mathsf{t}_{\mathrm{d}}$ turn on delay time tdr voltage rise time; turn off time tf turn off time required to reach Vc tfN turn off delay tod rise time (voltage fall time) tr rise time of input tri storage time ts negative power supply Bv  $\label{eq:vbe} \mbox{Vbe} + \mbox{V}_{\mbox{D4}} + \mbox{V}_{\mbox{D5}} - \mbox{V}_{\mbox{D1}} \mbox{ of Nand}$ Vc "off" voltage on the base emitter junction of the Nand  $v_{\mathtt{base}}$ positive power supply Vcc initial voltage Vi  $v_{\text{NI}}$ noise immunity voltage voltage at which time base current is pulled out of  $v_{Q}$ Nand by driving source. threshold voltage  $V_{\mathbf{T}}$ voltage on inside of tirggering capacitor at time  $v_{t1}$ the noise immunity is exceeded. voltage on inside of triggering capacitor at the time  $v_{t2}$ D5 is cut off. voltage on inside of triggering capacitor at the time Vtr the input ramp has ceased. voltage on the base of the outer "off" transistor in  $V_1$ the F/F analysis.

Vbe1 + Vbe2 in F/F analysis.

 $V_2$ 

$\gamma_a$	active region time constant
~s	stored charge time constant
#	number of Nand loads
*	number of F/F input loads

#### APPENDIX B

#### Explanation of Computer Format and Runs

The purpose of this section will be to work completely through a computer run - from compiling of the linear equation in the computer language (actually an intermediate language) to analyzing the computer print-out.

A. The first step is to write the linear circuit equations in matrix form i.e., the unknowns on the left with their coefficients, and equal to a constant on the right.

$$a_{11} x_1 + a_{12} x_2 + a_{13} x_3 = K_1$$
  
 $a_{21} x_1 + a_{22} x_2 + a_{23} x_3 = K_2$   
 $a_{31} x_1 + a_{32} x_2 + a_{33} x_3 = K_3$ 

In some cases, the coefficients are zero.

Consider the first set of Nand equations.

1. 
$$g_1$$
 F  $(\underbrace{v_{cc} - v_{ce} - v_{D1}}_{0.97})$  -  $h_{FE}$   $(\underbrace{v_{cc} - v_{D4} - v_{D5} - v_{be}}_{1.03})$   
F  $(\underbrace{v_{ce} + v_{D1} - v_{D2} - v_{D3} - v_{b}}_{R2})$  -  $I_{DL}$  -  $I_{co}$  -  $I_{eo}$  -  $h_{FE}$   $(\underbrace{v_{be} + v_{b}}_{R2})$ 

2. 
$$g_1 (v_{cc} - v_{ce} - v_{D1}) - I_{in} = -I_{co} - I_{eo} - I_{DL}$$

$$+ \frac{v_{ce} + v_{D1} - v_{D2} - v_{D3} - v_{b}}{R_2}$$

3. 
$$v_{base} = v_{ce} + v_{D1} - v_{D2} - v_{D3}$$

4. g1 
$$(V_{cc} - V_{D4} - V_{D5} - V_{be}) - I_b = \frac{V_{be} + V_b}{R_2}$$

5. 
$$h_{FE}$$
  $I_b$  -  $I''o'' = \frac{V_{cc} - V_{ce}}{R_4}$ 

In this particular case for a  $5 \times 5$  martix and for the second equation,

$$a_{21} = (v_{cc} - v_{ce} - v_{D1})$$

$$a_{22} = -1$$

$$a_{23}$$
,  $a_{24}$ ,  $a_{25} = 0$ 

$$K_2 = - (I_{co} + I_{eo} + I_{DL}) + \frac{V_{ce} + V_{D1} - V_{D2} - V_{D3} + V_{b}}{R_2}$$

$$x_2 = I_{in}$$

$$x_4 = I_b$$


- B. These equations must be expanded further in order to express their temperature dependence. The temperature varying parameters are expressed as follows:
- a.  $I_{co}$ ,  $I_{eo}$ , and  $I_{DL}$  collector to base, emitter to base and diode leakages.

$$I_{DL} = \frac{128 \ I_{DLn} \ T}{90} = 1.42 \ I_{DLn} \ T$$

90 - the total temperature swing

T - temperature (°C) but shifted +10° for ease of computer handling.

128 - a forcing function, when divided by 90, forces the leakage at the high temperature to be worst case. The forcing function is derived from the rule of thumb of leakage doubling every 8°C.



b.  $\mbox{V}_{\mbox{\scriptsize D}}$  and  $\mbox{V}_{\mbox{\scriptsize be}}$  - diode voltage drops, and saturated base emitter voltage drops.

$$V_{D} = V_{Dn} - TC_{D} (T - 35)$$

 $V_{\mathrm{Dn}}$  - nominal voltage drop at 25  $^{\mathrm{o}}\mathrm{C}$ 

 ${\tt TC}_D$  - temperature coefficient of diode at its operating point.

The diode voltage drop is the difference between the nominal voltage drop and the resultant voltage due to its temperature coefficient. The equation will cause the temperature varying term to subtract from the nominal for an increase in temperature and to add for a decrease in temperature.

hfE 
$$(\beta)$$
 - transistor current gain

$$h_{FE} = h_{FE_n} + h_{FE_n} TC h_{FE} (T - 35)$$

 $h_{FE}$  n - nominal  $h_{FE}$  the minimum nominal  $h_{FE}$  and the maximum temperature coefficient yield a minimum  $h_{FE}$  of 25 at -10°C.

The above expression for  $h_{\mbox{\it FE}}$  assumes a linear relationship with temperature.

All temperature dependent terms are then substituted into the equation. The matrix elements and the constant for the second equation becomes

$$a_{21} = (V_{cc} - V_{ce} - V_{Din} + TC_{D1} (T - 35))$$
 $a_{22} = -1$ 
 $a_{23}$ ,  $a_{24}$ ,  $a_{25} = 0$ 
 $K_2 = -142 T (I_{con} + I_{eon} + I_{DLn})$ 

 $+ \frac{V_{ce} + V_{Din} - TC_{D1}}{R_2} (T - 35) - V_{D2n} + TC_{D2} (T - 35) - V_{D3n} + TC_{D3} (T - 35) + V_{b}}{R_2}$ 

This procedure is continued until all equations contain the temperature dependent terms.

The next step is to write a parameter list containing the nominal, minimum and maximum values of a parameter at  $25^{\circ}$ C. Each parameter is assigned a number (See Computer Run #1).

The numbers corresponding to a parameter are then substituted in the equations. The matrix elements and the constant for the second

equation becomes,

$$a_{21} = 02 - 03 - 04 + 05 & (06 - 07)$$
  
 $a_{22} = -01$   
 $a_{23}$ ,  $a_{24}$ ,  $a_{25} = 0$   
 $K_2 = -08 & -06 & (09 + 10 + 11) + (03 + 04 - 05 & (06 - 07)$   
 $a_{23} + 12 & 14 & (06 - 07) + 15) / 16$ 

This procedure is continued until all equation matrix elements and constants are written in this number notation. The entire set is shown in Computer Run #1.

The parameter list, matrix elements and constants in the number notation are then typed into the computer and the equations are solved. Computer Print-Out

Refer to Computer Run #1.

- <u>Page 1</u> This page contains the matrix size and the parameter list.

  The parameters are assigned numbers and the nominal, minimum, and maximum values of the parameter at 25°C are listed.
- Page 2 This page contains the matrix elements and constants for each equation.
- Page 3 At the top of page 3 is the nominal solutions for the unknowns.
  The unknowns are typed out horizontally in the same order as they are listed in the matrix.

The partials are then solved for with respect to each parameter.

If it is not desired to have the partials of the unknowns with

respect to a particular parameter, then a minus sign must be entered in the maximum column of the parameter list for that parameter. As a further explanation of the partials, the first block of partials is expanded.

- <u>Page 4</u> This page contains additional partials. At the bottom of the page is the first extreme case solution. The solutions given are for the maximum  $g_1$  and the solution for all the other unknowns when  $g_1$  is a maximum.
- Page 5 The extreme case solutions are continued in maximum, minimum order. The maximum solution for the unknown is given first, followed by the minimum solution. This is continued until all extreme cases have solved. The last set of solutions is meangingless and in later Recomp II programs, it will be deleted.

At the bottom of the page and the top of page 6, parameters have been changed.

<u>Pages 6 - 10</u> - These pages contain nominal and extreme solutions when various parameters are changed.

#### APPENDIX C

#### COMPUTER RUNS

## Computer Run #1 (Nand)

## Part Assumptions and Their Temperature Dependence

The operating points used for the first run were first approximations.

A.  $V_{Din}$  = forward voltage drop @ 25°C and  $I_f$  = 0.8 ma - from Fairchild curves (FD643)

	Nom.	Min.	Max .
$v_{\mathtt{Din}}$	= 0.550	0.528	0.593
T. C.	$D_1 = 2.35 \times 10^{-3}$	$2.2 \times 10^{-3}$	$2.43 \times 10^{-3}$

B.  $V_{D2}$  and  $V_{D3n}$  = forward voltage drop @ 25°C and  $I_f$  = 60  $\mu$ a - from Fairchild curves (FD306)

Nom.	<u>Min.</u>	<u>Max.</u>
$v_{D2n} = v_{D3n} = 0.540$	0.522	0.560
T. C. $D_2$ or $D_3 = 2.39 \times 10^{-3}$	$2.3 \times 10^{-3}$	$2.48 \times 10^{-3}$

C.  $V_{D4n}$  and  $V_{D5n}$  = forward voltage drop @ 25°C and  $I_f$  = 0.5 ma - from Fairchild curves (FD306)

	Nom.	<u>Min</u> .	<u>max.</u>
	$V_{D_{4n}} = V_{D_{5n}} = 0.625$	0.610	0.640
T.	C. $D_4$ or $D_5 = 2.11 \times 10^{-3}$	2,00 x 10 <sup>-3</sup>	$2.22 \times 10^{-3}$

D,  $V_{ben}$  at 25°C and  $I_{f}$  = 0.5 ma - from Fairchild specification

	Nom.	Min.	Max.
$v_{ben}$	0.745	0.730	0.760
$\mathtt{TC}_{be}$	$2.0 \times 10^{-3}$	$1.8 \times 10^{-3}$	$2.2 \times 10^{-3}$

E.  $I_{con}$  at 25°C and 5 v reverse bias - from Fairchild specification

	Nom.	Min.	Max.
I <sub>co</sub>	$4 \times 10^{-9}$	$1 \times 10^{-9}$	25 x 10 <sup>-9</sup>

F.  $I_{\mbox{\footnotesize{eon}}}$  at 25°C and 5 v reverse bias - from Fairchild specification

	Nom.	Min.	Max.
I <sub>eo</sub>	7 x 10 <sup>-9</sup>	$1 \times 10^{-9}$	$100 \times 10^{-9}$

G.  $I_{\mbox{\scriptsize DL}n}$  at 25°C and 5 v reverse bias - from Fairchild curves

$$\frac{\text{Nom.}}{\text{I}_{\text{DLn}}}$$
  $\frac{\text{Min.}}{\text{0.1 x 10}^{-9}}$   $0.05 \text{ x 10}^{-9}$   $0.15 \text{ x 10}^{-9}$ 

H.  $h_{FE}$  - same as for F/F,

J.P.L. Nand

## Computer Run #1

MATE	) I V C	IZE: 5				
		TERS :	NOM	MIN	MAX	
	1:	1	1	1	-1	
	2:	۷۷ د د	5.0	4.25	5•75	
		Vc •		0.1	0.3	
	4:	Vin	0,550	0.528	0.593	
			2.35 <b>-</b> 3	2.22-3	2.43-3	
		T	35	1-10	90	
	7:	35	35	35	<del>-</del> 35	
		1.42		1.42	-1.42	
	9:	Icon	4-9	1-9	<b>25-</b> 9	
	10:	Ieon	<b>7-</b> 9	1-9	100-9	
•	11 :	Ishn	0.1-9	• 05=9	<b>.15-</b> 9	
•	12 :	2	2	2	<b>-</b> 2	
•	13:	Vazne Vazn	•540	•522	•560	
		Topz =Topz	2.39-3	2 <b>•3<del>-</del></b> 3	2.48-3	
,	15 :	V <b>L</b>	3.0	2.55	3.45	
	16 :	Rz	60+3	58.2+3	61.8+3	
	17:	V 04n= V 05n	<b>.</b> 625	.610	.640	
		Tc 04 = Tc 05		2.00-3	2.22-3	
	19:	Yben	• 745	•730	.760	
	20 :	Tc be	2.0-3	1.8-3	2.2-3	
	21 :	F	10	10	10	
	, <b>1</b>	0.97	•97	•97	<b>-•</b> 97	
	23 :	Bn	60	29.2	80	
	24 :	Tep	.007	•005	•009	
	25 :	1.0 3	1.03	1.03	-1.03	1
	~/		4.0	4.0	o Page	1

27 :

20 :

#### MATRIX ELMTS

A 1, 1 (21&02-21&03-21&04+21&05&(06-07))/22-(23+23&24&06-07&23&24)& (02-12&17+12&18&06-12&18&07-19+20&06-20&07)/25

A 1, 2

A 1, 3

A 1, 4

A 1, 5

C 1 21&(03+04-05&06+05&07-12&13+12&14&06-12&14&07+15)/16 -21&08&06&(09+10+11)-(23+23&24&06-23&24&07)&(19-20&06+20&07+15)/16

A 2, 1 02-03-04+05&(06-07)

A 2, 2-01

A 2, 3

A 2, 4

A 2, 5

c 2 -08&06&(09+10+11)+(03+04-05&(06-07)-12&13+12&14&(06-07)+15)/16

A 3, 1

A 3, 2

A 3, 3 01

A 3, 4

A 3, 5

c 3 03+04-05&(06-07)-12&13+12&14&(06-07)

A 4, 1 02-12&17+12&18&(06-07)-19+20&(06-07)

A 4, 2

A 4, 3

A 4, 4 -01

A 4, 5

c 4 (19-20&(06-07)+15)/16

A 5, 1

' 5, 2

A 5, 3

A 5, 4 -23-23&24&(06-07)

1 ~~ ~~ 1 /~/

A 5, 5 01

- 126 -

+.0000 + 0 +.0000 + 0

$$h \sim T_{in}$$
50520 - 3 +.17376 - 2 -.58055 + 0 +.92543 - 3 +.18510 - 1

$$+ 13128 - 4 + .84613 - 5 - .20100 - 1 + .26028 - 5 + .26543 - 3$$

$$M_{**}$$
 I, +.50520 - 3 +.17376 - 2 -.58055 + 0 +.92543 - 3 +.18510 - 1

#### **PARAMETER**

•97+5

1.03+5

```
PARAMETER
```

13

•525

•+90

•560

14

2.5-3

2.38-3

2.6-3

16

1+5

•97+5

1.03+5

Changed value and temperature coefficient

since R3 is being increased to 100K,

$$\frac{Min}{9}$$
 +  $\frac{9}{79797}$  - 5 +  $\frac{11147}{9}$  - 4 +  $\frac{52700}{9}$  - 1 +  $\frac{19851}{9}$  - 5 +  $\frac{21508}{9}$  - 3

of Voz

- 131 -

$$79797 - 5 + .11147 - 4 + .52700 - 1 + .19851 - 5 + .21508 - 3$$

$$m = 10^{-10}$$
  
+.79797 - 5 +.11147 - 4 +.527 $\infty$  - 1 +.19851 - 5 +.215 $\infty$  - 3

#### PARAMETER

23

Decreased 13 to 20 at -10°C

24.2

RO

Min 5. 
$$+.79979 - 5 +.11237 - 4 +.52700 - 1 +.20597 - 5 +.21003 - 3$$

$$M = I$$
.

79979 - 5 +.11237 - 4 +.52700 - 1 +.20597 - 5 +.21003 - 3

$$+.14686 - 4 + .46194 - 4 -.58895 + 0 +.94499 - 5 +.51780 - 3$$
 $-.47227 - 3 -.16999 - 2 -.58895 + 0 -.97815 - 3 -.16215 - 1$ 
 $+.79979 - 5 +.11237 - 4 +.52700 - 1 +.20597 - 5 +.21003 - 3$ 

$$m_{10}$$
 I, +.79979 - 5 +.11237 - 4 +.52700 - 1 +.20597 - 5 +.21003 - 3

PARAMETER

80

Min Iin  
+.79979 - 5 +.11237 - 4 +.527
$$\infty$$
 - 1 +.20597 - 5 +.21 $\infty$ 3 - 3

Page 8

PARAMETER

+.13385 - 4 +.21213 - 4 +.52700 - 1 +.36594 - 5 +.37320 - 3

2.2-3

10.3+3

-0.97

80

## Computer Run #2

MATRIX SIZE : 7			
PARAMETERS :	MOM	MIN	MAX
1:	1	1	-1
2 : Vcc	5.0	4.25	5•75
3 : <b>Vce</b>	0.2	0.1	ം 3
½ : <b>V</b> D, η	0.550	o <b>.</b> 520	0.593
5 : Te o,	2 <b>.35-</b> 3	2.22-3	2.43-3
6: T	35	1-9	90
7: <b>3</b> 5	35	35	<b>-</b> 35
δ: 1. <b>42</b>	1.42	1.42	1.42
9: Ico nom	4-9	1-9	<b>25-</b> 9
10: Ieo nom	<b>7-</b> 9	1-9	100-9
11: In nom	0.1-9	0.05-9	0.15-9
12 <b>: 2</b>	2	2	<b>-</b> 2
13: Volner Voln	0.540	0.522	o <b>.56</b> 0
14 : Tc 02+0;	2.39-3	2.3-3	2.48-3
15 : Vb	3.0	2.55	3•45
16 : <b>R</b> 3	100+3	97+3	103+3
17 : Vagner Vasn	0.625	0.610	0.640
18 : Tc D4 4 35	2.11-3	2.00-3	2.22-3
19 : Vben	0.745	0.730	0.760

2.0-3

10+3

0.97

60

20:

21:

22 :

23:

To be

R,

0.97

Bnon

1.ბ−3

9•7+3

0.97

29.2

```
24:
                      0.007
                                             0.005
                                                                     0.009
       TiB
                                                                                             3
25 :
       1.03
                      1.03
                                             1.03
                                                                     -1.03
                                             1+δ
                                                                     1+8
26:
         R 4
                      1+δ
                      2
                                             2
27:
                                              2
 27 : * of diode inputs 2
                                                                     0.57-4
 28:
                      1-4
                                              1.03-4
         91
                                              1.03-5
                                                                     0.97-5
                      1-5
 29:
         9 3
 30:
MATRIX ELMTS
        1 01
  1,
                       I n
        2
   1,
        3
   1,
   1,
        4
        5
   1,
   1,
        6
А
   1,
        7
Α
           (02-03-04+05&(06-07))/21+06&06&(09+10+11&27)-(03+04-05&(06-07)
-12&13+12&14&(06-07)+15)/16
C
   1
        1
   2,
Λ
   2,
        2 01
                     Vbase
        3
   2,
        4
    2,
    2,
        5
        6
    2,
    2,
         7
           03+04-05&(06-07)-12&13+12&14&(06-07)
    2
         1
    3,
٨
Λ
    3,
         2
                          Ib
         3 01
    3,
01
         4
Α
    3,
         5
    3,
 Α
         6
    3,
 A
                                         - 136 -
    3,
         7
 Α
```

```
(02-12&17+12&10&(06-07)-19+20&(06-07))/21-(19-20&(06-07)+15)/16
                                                                                                 3
C
   3
            +27&06&06&11
   4,
Α
        1
   4,
        2
Α
        3 -(23+23&24&06-07&23&24)/(28&(02-03-04+05&06-05&07)+08&06&(09+10+11&27)
-29&(03+04-05&(06-07)-12&13+12&14&(06-07)+15))
   4,
Α
        4 01
   4,
Α
                        F = Fo/Fi
   4,
        5
Α
   4,
         6
Α
   4,
         7
A
    4
C
         1
    5,
A 5,
         2
         3 -23-23&24&(06-07)
٨
    5,
         4
    5,
A
                                  T"0"
    5,
         5 01
         6
    5,
A
    5,
         7
Α
           -(02-03)/26
    5
C
    6,
         1
    6,
         2
    6,
         3
 Λ
    6,
         4
                              P w "1"
    6,
         5
    6,
         6 01
    6,
         7
    6
            02&(02-03-04+05&06-05&07)/21
 C
         1
    7,
    7,
         2
    7,
         3
         4
    7,
                            Pw "0"
         5
    7,
         6
    7,
```

- 137 -

7,

c. 7

```
(D)
```

```
I"0"
                                                 Ib
                                                                                                              nomina
                         V base
     I:n
                                          +.26306 - 3 +.39572 + 2 +.15784 - 1
+.39886 - 3
+.21250 - 2
+.1000 - 3
-.0000 + 0
                      -.33000 + 0
+.16148 - 2
                      Pw "1"
+.1000 - 3
+.5058 + 1
+.6000 - 2
+.9300 - 3
+.8055 - 3
                                       A Vcc
-.1100 - 3
+.1000 + 1
+.0000 + 0
+.1092 + 2
+.1000 - 7
-.5000 - 3
+.0000 + 0
-.1100 - 3
+.1000 + 1
 +.0000 + 0
                                     مVه.
 +.1093 + 2
+.0000 + 0
 -.5000 - 3
+.0000 + 0
 +.0000 + 0
 -.0000 + 0
 +.0000 + 0
                                    ATCD,
 +.0000 + 0
 +.0000 + 0
 +.0000 + 0
 +.0000 + 0
 +.2266 - 6
+.2430 - 2
+.6423 - 6
+.3513 + 0
+.1491 - 3
+.1175 - 5
+.3050 - 5
  +.3920 - 6
 -. 0000 + 0
+. 7000 - 6
-. 3784 - 1
+. 4200 - 6
                                    △1.42
  +.0000 + 0
  +.0000 + 0
  +.4970 + 2
-.0000 + 0
                                   △ Ticonom
  +.0000 + O
  -.4931 + 7
+.0000 + 0
  +.0000 + 0
  +.0000 + 0
  +.4970 + 2
                                                            - 139 -
  -.0000 + 0
```

÷.0000 + 0

```
1
```

A Ic. nom
A Iou non
A (Voz) 0 - A (Voz)
ATe by or D3
<u>~</u>
<u>A</u> A R 2
A(You pr A Yos)
ATE PANSS
<u>△</u> - 140 -

+.0000 + 0 4700 - 3	
+.0000 + 0 0000 + 0 +.0000 + 0 +.0000 + 0 +.0000 + 0 +.0000 + 0 7105 - 9	ATC YEC
4208 - 7 0000 + 0 2975 - 7 4476 - 2 1765 - 5 2104 - 6 1486 - 6	AAR,
+.0000 + 0 0000 + 0 +.0000 + 0 +.6595 + 0 +.2631 - 3 +.0000 + 0 +.0000 + 0	△ △Bnom
+.0000 + 0 0000 + 0 +.0000 + 0 +.0000 + 0 +.0000 + 0 +.0000 + 0	ATC Brown
+.0000 + 0 0000 + 0 +.0000 + 0 +.0000 + 0 +.4752 -15 +.0000 + 0 +.0000 + 0	AR.
+.4970 - 8 0000 + 0 +.4970 - 8 +.2546 - 3 +.2982 - 6 +.0000 + 0 +.0000 + 0	A (" of diede inputs)
+.0000 + 0 0000 + 0 +.0000 + 0 4172 + 6 +.0000 + 0 +.0000 + 0	45,
+.0000 + 0 0000 + 0 +.0000 + 0 +.2651 + 6 +.0000 + 0 +.0000 + 0	<u>A</u> - 141 -

**(** 

- 142 -

Ew'O' may

$$+.32420 - 3 -.49930 + 0 +.16061 - 3 +.11249 + 2 +.38691 - 2 +.14625 - 2 +.90621 - 3 +.90621 - 3$$

#### PARAMETER

Changed 9, = 1/R, to 0.1613 x10-3 = 1/6.2 K

$$\frac{1.5}{4.66670} = \frac{3}{2} = \frac{35265}{4.50249} = \frac{2}{2} + \frac{35265}{4.50249} = \frac{4.64661}{2} = \frac{3}{4.50249} = \frac{4.6461}{2} = \frac{4.6461}{2$$

$$+.52459 - 3 -.49930 + 0 +.27023 - 3 +.11657 + 2 +.65098 - 2 +.14877 - 2$$

\*.
$$52537 - 3$$
 -. $57530 + 0$  +. $27023 - 3$  +. $12406 + 2$  +. $65098 - 2$  +. $23588 - 2$  +. $14877 - 2$  +. $66207 - 3$  +. $10247 + 3$  +. $79183 - 1$  +. $47716 - 2$  +. $40606 - 2$  +. $49930 + 0$  +. $27023 - 3$  +. $11657 + 2$  +. $65098 - 2$  +. $23588 - 2$  +. $14877 - 2$  +. $403333 - 2$  +. $403333 - 2$  +. $403333 - 2$  +. $403333 - 2$  +. $403333 - 2$  +. $403333 - 2$  +. $403333 - 2$  +. $403333 - 2$  +. $403333 - 2$  +. $403333 - 2$  +. $403333 - 2$  +. $403333 - 2$  +. $403333 - 2$  +. $403333 - 2$  +. $403333 - 2$  +. $403333 - 2$  +. $4033333 - 2$  +. $4033333 - 2$  +. $4033333 - 2$  +. $4033333 - 2$  +. $4033333 - 2$  +. $4033333 - 2$  +. $4033333 - 2$  +. $4033333 - 2$  +. $4033333 - 2$  +. $40333333 - 2$  +. $4033333 - 2$  +. $4033333 - 2$  +. $4033333 - 2$  +. $4033333 - 2$  +. $4033333 - 2$  +. $4033333$ 

# Transistor and Diode Bias Points for Final Computer Run ±15% Power Supply

	From Computer Run #2	T. C. D <sub>1</sub>	V <sub>Din</sub> (From Fairchild curves)
	Iin = 659 µa Nom.	2.41 x 10 <sup>-3</sup>	0.530
$v_{D_1}$	= 868 µa Max.	2.60 x 10 <sup>-3</sup>	0.593
	= 480µa Min.	2.25 x 10 <sup>-3</sup>	0.485
	From Computer Run #2	T. C. D <sub>4</sub>	$V_{D_4} = V_{D_5}$ (From Fairchild curves)
	$I_{b1} = 447 \mu a Nom.$	$2.25 \times 10^{-3}$	0,605
$v_{D4}$	= 662 $\mu$ a Max.	$2.5 \times 10^{-3}$	0,660
	= 270 µ a Min.	2.0 x 10 <sup>-3</sup>	0.550
	From Computer Run #3	T. C. V <sub>be</sub>	V <sub>be</sub> (From spec sheet and part data)
	$I_{b_1} = 447 \mu a \text{ Nom}.$	$1.4 \times 10^{-3}$	0.68
$v_{be}$	= 662 µa Max.	$1.7 \times 10^{-3}$	0.78
	= 270 µa Min.	1.0 x 10 <sup>-3</sup>	0.63

# Computer Run #3

## MATRIX SIZE : 7

PARAMETERS :	NOM	MIN	MAX
1: /	1	1	-1
2: Vcc	5	4.25	5•75
3 : Vce	.2	.1	.25
4 : V D 1 M	•530	.485	•593
5 : Tc ,	2.41-3	2.25-3	2.6-3
6: T	35	1-9	90
7: 35	35	35	<del>-</del> 35
8: 1.42	1.42	1.42	1.42
9: Icon	4-9	1-9	25-9
10: Ieon	7-9	1-9	100-9
11 : Isin	6-9	2-9	8-9
12: 2	2	2	<del>-</del> 2
13: VD2NE VD3 n	•525	.480	•570
14: Tco, 2 Tco;	2.39-3	2.3-3	2.62-3
15: Vb	3	2.55	3.45
16: R2	100+3	96+3	104+3
17: Voin Voin	.605	•55	.66
18 : Tep4 = Tep5	2.25-3	2-3	2.5-3
19: Vben	.68	<i>∙</i> 63	.78
20 : Tcbe	1.4-3	1-3	1.7-3
21 : R,	6.2+3	5•95+3	6.45+3
22: 0.97	•97	•97	97

```
80
                                            29.2
23 :
                     55
         Bn
                                                                            - 148 -
                                                                   .009
24:
                                            .005
                     .007
         Top
                                                                   -1.03
                     1.03
                                            1.03
 25 :
         1.03
                                                                   1+8
                                            1+8
                     1+8
 26:
          R4
                                                                   9
                                            2
 27 : # input diodes 2
                                                                            in error
                                            4-01-4
 28:
          9,
                                                                            later.
                                                                    .96-5
                                            1.04-5
                     1-5
 29 :
         92
 30:
MATRIX ELMTS
        1 01
  1,
  1,
        2
  1,
        3
        4
   1,
   1,
        5
   1,
        6
   1,
        7
          (02-03-04+05&(06-07))/21+08&06&(09+10+11&27)-(03+04-05&(06-07)
-12&13+12&14&(06-07)+15)/16
   1
С
   2,
        1
   2,
        2 01
   2,
        3
   2,
        4
    2,
        5
        6
    2,
    2,
        7
A
          03+04-05&(06-07)-12&13+12&14&(06-07)
    2
C
    3,
        1
    3,
        2
    3,
        3 01
        4
    3,
        5
    3,
        6
    3.
    3,
         7
 A
           (02-12&17+12&18&(06-07)-19+20&(06-07))/21-(19-20&(06-07)+15)/16+27
```

C

C 7

```
4,
         1
                                                                                    - 149 -
Α
   4,
         2
   4,
         3 -(23+23&24&06-07&23&24)/(28&(02-03-04+05&06-05&07)+08&06&(09+10+11&27)-29&(03+04-05&(06-07)-12&13+12&14&(06-07)+15))
   4,
         4 01
   4,
         5
         6
   4,
Α
   4,
         7
   4
   5,
         1
   5,
         2
Α
         3 -23-23&24&(06-07)
   5,
         4
   5,
   5,
         5 01
         6
   5,
   5,
         7
C
   5
            -(02-03)/26
   6,
        1
   6,
         2 -15/16
Α
   6,
Α
         3
   6,
         4
   6,
         5
   6,
         6 01
Α
   6,
         7
    6
            02&(02-03-04+05&06-05&07)/21+15&15/16
C
         1
A
   7,
   7,
         2
   7,
         3
         4
   7,
A
   7,
         5
         6
   7,
   7,
         7 01
```

02&(02-12&17+12&18&06-12&18&07-19+20&06-20&07)/21+15&(19-20&06

+20&07+15)/16+02&(02-03)/26

```
Is \frac{\text{Fan Out}}{\text{Fan In}} I'o" +.46541 - 3 +.63780 + 2 +.25597 - 1 } Nominal solution
                               Vbase
       I in
+.66305 - 3
+.35239 - 2
+.1613 - 3
-.0000 + 0
+.1613 - 3
+.6135 + 1
+.8871 - 2
+.1503 - 2
+.1316 - 2
                          -.32000 + 0
+.26187 - 2
                                Pw. T
-.1713 - 3
+.1000 + 1
+.0000 + 0
+.1749 + 2
+.1000 - 7
-.7765 - 3
-.5000 - 7
                                                A Yee
 -.1713 - 3
+.1000 + 1
 +.0000 + 0
 +.1751 + 2
 +.0000 + 0
 -.7765 - 3
+.0000 + 0
 +.0000 + 0
 -.0000 + 0
+.0000 + 0

-.3664 - 4

+.0000 + 0

+.1769 - 6

+.0000 + 0
                                               ATco.
 +.3977 - 6
+.2370 - 2
+.9827 - 6
+.5416 + 0
+.2334 - 3
+.2015 - 5
+.4716 - 5
 +.8050 - 6
 -.0000 + 0
+.4200 - 6
                                             A 1.42
 -.7037 - 1
+.2310 - 4
 +.0000 + 0
 +.0000 + 0
 +.4970 + 2
  -.0000 + 0
  +.0000 + 0
 -.7898 + 7
+.0000 + 0
                                           A Ico
  +.0000 + 0
  +.0000 + 0
 +.4970 + 2
  -.0000 + 0
  +.0000 + 0
                                                                    - 151 -
  -.7898 + 7
+.0000 + 0
                                        A Ieo
```

```
+.0000 + 0
+.0000 + 0
+.9940 + 2
+.9940 + 2
-.2174 + 7
+.5467 + 4
+.0000 + 0
                                         AIOL
+.0000 + 0
+.2000 - 4
-.2000 + 1
                                       A Vol or Vo3
+.0000 + 0
-.3177 + 1
+.0000 + 0
-.6000 - 4
+.0000 + 0
+.0000 + 0
-.0000 + 0
+.0000 + 0
+.0000 + 0
                                       A Topioros
+.0000 + 0
+.0000 + 0
+.0000 + 0
-.1000 - 4
-.0000 + 0
-.1000 - 4
+.2189 + 0
                                      AVb
-.5500 - 3
+.5710 - 4
+.6710 - 4
+.2653 - 9

-.0000 + 0

+.3644 - 9

+.4993 - 4

+.2004 - 7

-.7960 - 9

-.1093 - 8
                                    A Rz
+.0000 + 0
-.0000 + 0
-.3226 - 3
-.4421 + 2
                                   A Vo4 or Vo5
-.1774 - 1
+.0000 + 0
-.1613 - 2
+.0000 + 0
 -.0000 + 0
+.0000 + 0
                                    A Tcon or Ds
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
-.0000 + 0

-.0000 + 0

-.1713 - 3

-.2347 + 2

-.9421 - 2

+.0000 + 0

-.7765 - 3
```

- 152 -

+.0000 + 0 0000 + 0 +.0000 + 0 +.0000 + 0 +.0000 + 0 +.0000 + 0	A Tobe
1100 - 6 0000 + 0 8010 - 7 1098 - 1 4406 - 5 5499 - 6 4005 - 6	Δ AR,
+.0000 + 0 0000 + 0 +.0000 + 0 +.1160 + 1 +.4654 - 3 +.0000 + 0 +.0000 + 0	A/B
+.0000 + 0 0000 + 0 +.0000 + 0 +.0000 + 0 +.0000 + 0 +.0000 + 0	<u>A</u> ATe,s
+.0000 + 0 0000 + 0 +.0000 + 0 +.0000 + 0 +.4752 -15 +.0000 + 0 2376 -14	A R4
+.2982 - 6 0000 + 0 +.2982 - 6 6523 - 2 +.1640 - 4 +.0000 + 0 +.0000 + 0	A ( + diode inputs)
+.0000 + 0 0000 + 0 +.0000 + 0 6714 + 6 +.0000 + 0 +.0000 + 0 +.0000 + 0	<u>A</u> <u>A</u> 9.
+.0000 + 0 0000 + 0 +.0000 + 0 +.4262 + 6 +.0000 + 0 +.0000 + 0 +.0000 + 0	<u>A</u> 9 3
+•0000 + 0	<b>- 153 -</b> .

```
PARAMETER
```

```
PARAMETER
```

\$ 15,55 5,25 2,55 2,55

```
PARAMETER
```

28

.1613-3

..u81-3

.1550 3

02

5

4.75

. . . . .

5.25

15

3

2.85

3.15

5 to Power Surrly

7/29/64

- 157 -

#### COMPUTER RUN #4

### Part Assumptions and Their Temperature Dependence

The operating points used for the first run were first approximations.

A.  $V_{D_{\mbox{ln}}}$  = Forward voltage diode  $D_{\mbox{l}}$  @25°C at an  $I_{\mbox{f}}$  of 2 ma from Fairchild curves.

Nom.	Min.	Max.
$V_{D_{1n}} = 0.30 \text{ v}$	0.27 v	0.33 v
$T.C.D_1 = 3.25 \times 10^{-3} \text{v/}^{\circ}\text{C}$	$3.1 \times 10^{-3} \text{v/}^{\circ}\text{C}$	$3.45 \times 10^{-3} \text{v/°C}$

Then for computer equation  $V_{D_1} = V_{D_{1n}} - T. C._1$  (T - 35).

B.  $V_{D_{2n}}$  = Forward voltage  $D_2$  @ 25°C at an  $I_f$  of 0.3 ma.

Nom.	Min.	Max.	
$v_{D_{2n}} = 0.51 v$	0.48 v	0.55 v	From Fairchild
$T.C2 = 2.5 \times 10^{-3} \text{v/}^{\circ}\text{C}$	$2.4 \times 10^{-3} \text{v/}^{\circ}\text{C}$	$2.6 \times 10^{-3}/^{\circ}$	Ccurves

Then for the computer equation  $V_{D2} = V_{D2n} - T. C._2$  (T - 35).

C.  $V_{D_{5n}}$  = Forward voltage diode  $D_5$  @ 25°C at an  $I_f$  1 ma. (For the final computer run, the value for  $V_{D_{5n}}$  will be chosen at closer to 0.25 ma rather than the original 1 ma value).

Nom.	Min.	Max.	
$V_{D5n} = 0.57 \text{ v}$	0.54 v	0.61 v	From Fairchild
$T.C5 = 2.3 \times 10^{-3} \text{v/°C}$	$2.2 \times 10^{-3} \text{v/}^{\circ}\text{C}$	$2.4 \times 10^{-3} \text{v/}^{\circ}$	
Then for the computer equa	ation, $V_{D_5} = V_{D_5}$ - T.	$C_{.5}$ (T - 35).	

D.  $V_{beln}$  = Forward base to emitter voltage  $Q_1$  @ 25°C and  $I_b \approx 0.6$  ma,  $I_c \approx 5$  ma.

Nom. Min. Max.  $V_{beln} = 0.745 \text{ v}$ 0.730 v
0.760 v From a few measured units

 $T.C._{bel} = 2.0 \times 10^{-3} \text{v/oC}$  1.8 x  $10^{-3} \text{v/oC}$  2.2 x  $10^{-3} \text{v/oC}$  Estimated

Then for the computer equation,  $V_{bel} = V_{beln} - T$ .  $C._{bel}$  (T - 35).

E.  $V_{be2n}$  = Forward base to emitter voltage  $Q_2$  @ 25°C and  $I_b \approx 0.3$  ma,  $I_c = 0.6$  ma.

 $\frac{\text{Nom.}}{\text{V}_{\text{be2n}}} = 0.74 \text{ v} \qquad 0.72 \text{ v} \qquad 0.76 \text{ v} \text{ Few measured units.}$   $\text{T.C.}_{\text{be2}} = 2 \times 10^{-3} \text{v/oC} \qquad 1.8 \times 10^{-3} \text{v/oC} \qquad 2.2 \times 10^{-3} \text{v/oC}$ Estimated

F.  $V_{be3n}$  = Forward base to emitter voltage  $Q_3$  @ 25°C and  $I_b \approx$  2 ma,  $I_c = 30$  um. (non-saturated)

 $V_{be3n} = 0.54 \text{ v}$  0.50 v 0.58 v Few units measured T.C. be3 = 2.0 x 10<sup>-3</sup>v/°C 1.8 x 10<sup>-3</sup>/°C 2.2 x 10<sup>-3</sup>v/°C Estimated

Computer equation  $V_{be3} = V_{be3n} - T. C._{be3} (T - 35)$ .

G.  $I_{co}$  - See Nand (1.42T)  $I_{con}$ 

H.  $I_{co}$  - See Nand (1.42T)  $I_{eon}$ 

I.  $I_{DL}$  - See Nand (1.42T)  $I_{DL}$ 

J.  $\beta_{\,\mathrm{ln}}$  - Beta of Q $_{\mathrm{l}}$  @ 25°C and I $_{\mathrm{c}}$  pprox 5 ma

	Nom.	Min.	Max.
$\beta_{ln}$ =	55	29.2	120 From Specs.
$KT_1 =$	0.07	.005	.009 From Data Sheet 2N914.

For computer then,  $\mathcal{B}_1 = \mathcal{B}_{1n} + KT_1$  (T - 35)  $\mathcal{B}_{1n}$ .

K.  $\beta_{3n}$  = Beta of Q<sub>3</sub> @ 25°C and I<sub>c</sub>  $\sim$ 30 ua

	Nom.	Min.	Max.	
$\beta_{3n}$ =	15	5.5	35	From data sheet
$KT_1 =$	.0083	.0063	.010	

All diodes - FD643.

All transistors - 2N914.

TRIX SIZE : 13	500K.C. Flip-Flop R <sub>1</sub> Fixed - Equati +15% Power Supply Before R <sub>13</sub> and R <sub>1</sub>	ions July 1, 1964 / <u>+</u> 3% Resistors	- 161 - Computer Run #4
PARAMETERS :	NOM	MIN	MAX
1:01	1	1 .	1
2 : T. C.,	3-25-3	3.1-3	3.45-3
3 : T°	35	1-9	90
4 : Voin or Voon	•3	•27	•33
5:35	35	35	35
6 :T. (.2	2.5-3	2.4-3	2.6-3
7 : Vûzn	•51	.48	• 55
ે : ઉ.~	55	.29.2	120
9 : KT,	.007	• 005	.009
10 : VDEN	•57	• 54	.61
11:	2.3-3	2.2-2	
11 : T.C.5	2.3-3	2.2-3	2.4-3
12 : Vce1	•2	.1	•3
13 : Vbein	• 745	•73	.76
14: T.C.b:-2-3	2-3	1.8-3	2.2-3
15 : Vce 2n	.14	.08	.2
16 : Vbezn	• 74	•72	.76
17: Vbe 3n	•54	•50	•58
18 : Bzn	15	5•5	35
19 : KT3	.0083	.0063	.0103
20 : Icon	4-9	.01-9	<b>25-</b> 9
21 : C	1.42	1.42	1.42
22 : IDLn	<b>5•5-</b> 9	.01-9	8-9
1-3: Icon	<b>7-</b> 9	.01-9	100-9
24 : R3	39+3	37.8+3	40.2+3
25 : <b>R</b> 5	4.7+3	4.55+3	4.85+3
26 : Rq	12.0+3	11.6+3	12.44+3

27 : 1	R	8
--------	---	---

100+3

103+3

100+3

12+3

103+3

11.64+3

12.4+3

1

97+3

97+3

6.2+3

1

1

5

6.0+3

6.4+3

32: ۷در 3

4.25

33: ٧L 2.55

5.75 3.45

34:

### MATRIX ELMTS

A 1, 1 01

1, 2

1, 3 Α

4 1,

1, 5 A

в 1, Α

1, 7

> 8 1,

1, 9

1, 10

1, 11

1, 12

A 1, 13

1 (32-13+14&(03-05)-15)/29 С

2, 1 Α

A 2, 2 01

2, 3

2, 4

2, 5

6 2,

WN U

8 2,

2, 9

2, 10

- 162 -

```
7/8
```

3.

- 'A 2, 11
- A 2, 12
- A 2, 13

(32+06&(03-05)-07+14&(03-05)-13-16+14&03-14&05)/29

- A 3, 1
- A 3, 2
- Λ 3, 3 01
- A 3, 4
- A 3. 5
- A 3. 6
- Λ 3, 7
- A 3. (
- ં રે. ૯
- A 3, 10
- 3, 11
- . 3**, 1**2
- . 3, 13
- c 3 (32-12)/24
- A 4, 1
- A 4, 2
- A 4, 3
- A 4, 4 01
- A 4, 5
- A 4, 6
- A 4, 7
- A 4, 8
- A 4, 9
- / 4, 10
- Δ 4 11
- A 4 12
- A 4, 13

A 5, 1

C

A 5, 2

A 5, 3

A 5, 4

A 5, 5 01

A 5, 6

A 5, 7

A 5, 8

A 5, 9

A 5, 10

A 5, 11

A 5, 12

A 5, 13 -01

c 5 -22&21&03

A 6, 1

A 6, 2-01

A 6, 3

A 6, 4

A 6, 5

A 6, 6 01

A 6, 7

A 6, 8

A 6, 9

A 6, 10

A 6, 11

A 6, 12

A 6, 13 18+18&19&(03-05)

c 6 22&21&03

£ 7, 1 01

A 7, 2

A 7, 3

A 7, 4

- A 7, 5-01
- A 7, 6 01
- A 7, 7-01
- A 7, 8
- A 7, 9
- A 7, 10
- A 7, 11
- A 7, 12
- A 7, 13
- c 7 (33-14&(03-05)+13)/28
- A δ, 1
- Α δ, 2
- A δ, 3
- Α δ, 4
- Α δ, 5
- A 8, 6
- A 8, 7
- A 8, 8 01
- A 8, 9
- A 8, 10
- A 8, 11
- Α δ, 12
- A 8, 13
- c 8 13-14&(03-05)+16-14&(03-05)
- A 9, 1
- A 9, 2
- A 9, 3
- A 9, 4 -25
- A 9, 5
- 1 3, 6
- A 9, 7
- A 9, 8
- A 9, 9 01

```
7/8
```

```
A 9, 10
```

```
718
A 12, 1 -32
A 12, 2 -32
                                                                     - 167 -
A 12, 3 -32
A 12, 4 - 32
A 12, 5
A:12, 6
A 12, 7
A 12, 8
A 12, 9
A 12, 10 -33/27
A 12, 11
A 12, 12 01
A 12, 13
C 12
         32821803820+32821803822+(32832-32812-14-
        32&21&03&20+32&21&03&22+(32&32-32&12-04&32+32&02&03-32&02&05)/31+(33&33)
         /27+(13&33-14&33&(03-05)+33&33)/27
A 13, 1
A 13, 2
A 13, 3
A 13, 4
A 13, 5
A 13, 6
A 13, 7
A 13, 8
A 13,
A 13, 10
A 13, 11
A 13, 12
A 13, 13 27
         (33+13-14&03+14&05+15-04+02&03-02&05-17+14&03-14&05-21&03&23&27-21&03
 C 13
            &20&27)/(18+18&19&03-18&19&05+01)
```

```
I -
+.25042 - 3
+.52653 - 3
+.86840 - 2
                                           T<sub>3</sub>
+.12308 - 3
+.14850 Y 1
                                                                       T,
                                                                                       +.15956 - 5
+.45000 - 1
                                                                 +.25337 - 3
+.19596 + 1
   34292 - 3
                                           +.18690 - 5
                                                                                                  * UNKNOWN
                                                                                                      is. I, I 2, I3 etc.
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + O
 ,000 + 0
..0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.1667 - 6
+.5417 - 6
+.0000 + 0
+.0000 +

+.1399 -

-.2126 -

+.5191 -

+.7271 -

-.4000 -

-.1679 -

+.3250 -

+.2427 -

+.6967 -

-.1345 -
               6
               766
               222
+.0000 + 0
+.0000 + 0
+.0000 + 0
                96
+.0000 +
-.6250 -
+.9375 -
.1000 -
                54
                                MVDIN & VOZN)
+.0000 +
                0
                0
-.1.000 +
+.5500 -
-.8365 -
-.6250 -
                1
                                                                - 168 -
```

7/8

1667 - 6 5417 - 6 +.0000 + 0 1377 - 6 +.1255 - 7 4966 - 6 6958 - 6 4900 - 2 +.1653 - 2 3250 - 2 2408 - 3 6889 - 5 +.1255 - 7	Δu Δ35
+.0000 + 0 +.0000 + 0	DT.C.2
+.0000 + 0 8333 - 4 +.0000 + 0 +.0000 + 0 .8333 - 4 8333 - 4 +.0000 + 0 +.0000 + 0 +.0000 + 0 4563 - 2 4167 - 3 +.0000 + 0	<u>DU</u> <u>DVozn</u>
+.0000 + 0 +.0000 + 0	DU BIN
+.0000 + 0 +.0000 + 0 .0000 + 0 +.0000 + 0 +.0000 + 0 +.0000 + 0 +.0000 + 0 +.0000 + 0 +.0000 + 0	<u>bu</u> <u>bkt</u> ,

```
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
·• 5988 - 4
+.0000 + 0
                                <u>DU</u>
DVosn
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.7186 + 0
+.0000 + 0
+.5988 - 4
-.2994 - 3
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
-.2564 - 4
-.5988 - 4
+.00000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.7186 + 0
+.0000 + 0
+.8552 - 4
-.1234 - 2
+.0000 + 0
--8333 -
--8333 -
+.0000 + 0
+.0000 +
+.6250 -
-.9271 -
-.1867 -
            3
+.1000 +
+.0000 + 0
+.1000 +
-.1027 - 1
-.7733 - 3
+.6250 - 6
+.0000 + 0
-.8882 -10
                                       NA
+.0000 + 0
+.0000 + 0
                                    DT.C. bc 1,2,3
+.6939 -12
 +.0000 + 0
```

- 170 -

```
7/8
             11.
```

```
+.0000 + 0
+.0000 + 0
                                       DT.C.be 1,2,3
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.3469 -12
-.8333 - 4
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.6250 - 6
-.9375 - 5
-.9333 - 4
+.0000 + 0
+.0000 + 0
+.1000 + 1
-.5133 - 2
-.3867 - 3
+.6250 - 6
+.0000 + 0
-.8333 - 4
+.0000 + 0
+.0000 + 0
+.0000 + 0
-.8333 - 4
-.8333 - 4
+.1000 + 1
+.0000 + 0
+.0000 + 0
-.4583 - 2
-.4167 - 3
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
-.6250 - 6
+.9375 - 5
+.1000 - 4
 +.0000 +
              0
+.0000 +
               0
-.1000 + 1
+.5500 - 3
-.3000 - 4
-.6250 - 6
 +.0000 + 0
 +.0000 + 0
 +.0000 + 0
 +.0000 + 0
-.1157 - 6
-.1157 - 6
+.0000 + 0
 +.0000 + 0
 +.0000 + 0
 +.0000 + 0
 +.7579 -12
+.000 + 0
-.1157 - 6
 -.1157 -
 +.0000 + 0
                                                        - 171 -
```

+.0000 + 0

```
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
-.3106 + 1
+.4659 + 2
+.4970 + 2
+.0000 + 0
+.0000 +
+.2734 +
+.2485 +
-.3106 +
 +.0000 + 0
 +.0000 + 0
+.0000 +
+.5418 -
-.2166 -
                   76660
-.2166 -
+.5534 -
+.7700 -
+.0000 +
-.6501 -
+.0000 +
+.4249 -
+.1933 -
.2406 -
 +.0000 + 0
 +.0000 +
+.0000 + 0

+.0000 + 0

+.1399 + 2

-.4970 + 2

+.4970 + 2

+.9940 + 2

+.0000 + 0

-.1678 + 6

+.0000 + 0

+.5503 + 4

+.3184 + 3

+.0000 + 0
                   0
  +.0000 + 0
  +.0000 + 0
  +.0000 + 0
 +.0000 + 0

-.3106 + 1

+.4659 + 2

+.4970 + 2
  +.0000 + 0
  +.0000 + 0
  +.0000 +
  +.2734 + 4
```

DKT3

<u>DU</u> <u>DTcon</u>

Du Du

ATour

<u>DU</u> DIcon

```
-. 3106 + 1<sup>)</sup>
+.0000 + 0
+.0000 + 0
-.3125 - δ
-.3125 - &
+.0000 + 0
+.0000 +
+.0000 +
+.0000 +
+.0000 +
                       0
                        0
                       0
                       0
                       0
+.0000 +
+.3125 -
-.1562 -
+.0000 +
                        0870
+.0000 + 0
 +.0000 + 0
 +.0000 + 0
-.1511 - 7
+.0000 + 0
+.0000 + 0
                                                                        LIX
LRS
 +.0000 + 0
+.0000 +
+.1814 -
+.0000 +
                         0
                        30
 +.1511 -
-.7556 -
+.0000 +
 +.0000 + 0
 +.0000 + 0
+.0000 + 0

+.0000 + 0

-.1506 - 7

+.0000 + 0

+.0000 + 0

+.0000 + 0

-.7060 - 4

+.0000 + 0

+.1506 - 7

-.7532 - 7

+.0000 + 0
 +.0000 + 0
 +.0000 + 0
 +.0000 + 0
+.0000 + 0
-.1884 -10
+.2826 - 9
+.3015 - 9
+.0000 + 0
 +.0000 + 0
+.0000 + 0
+.165\(\delta\) - 7
-.2017 - \(\delta\)
 +.0000 + 0
 +.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.3708 - 9
+.0000 + 0
```

- 173 -

<u>DR</u> ,
Du
DU DRII
<u>DU</u> DVcc
DV.

- 174 -

```
7/8
               15.
- 175 -
```

```
+.6250 - 6
-.9375 - 5
-.2000 - 4
  +.0000 + 0
 +.0000 + 0
 +.0000 + 0
+.0000 + 0
-.1100 - 2
+.1285 - 3
+.6250 - 6
+.43479 - 3 +.35180 - 3 +.13557 - 3 +.28785 - 3 -.69297 - 6 Solutions
+.33476 - 3 +.73084 - 3 +.12480 + 1 +.21691 + 1 +.89750 - 1 Swhen I,
+.13069 + 0 +.12007 - 1 +.32943 - 6
        I, min.
 \frac{+.26024 - 3}{+.16774 - 3} +.16774 - 3 +.10979 - 3 +.21876 - 3 +.51310 - 5 Solutions
+.14574 - 3 +.36608 - 3 +.16060 + 1 +.17124 + 1 +.81500 - 1 when I,
+.84904 - 2 +.60446 - 2 +.51310 - 5
 +.26879 - 3 + .15661 - 3 + .10979 - 3 + .21876 - 3 + .48970 - 5 + .13562 - 3 + .36459 - 3 + .16740 + 1 + .17124 + 1 - .38500 - 1 + .84545 - 2 + .60308 - 2 + .48970 - 5
 +.39605 - 3 +.32782 - 3 +.14947 - 3 +.29942 - 3 -.66688 - 6 +.30935 - 3 +.66637 - 3 +.12780 + 1 +.20252 + 1 +.23975 + 0 +.11970 + 0 +.11978 - 1 +.35552 - 6
 +.29012 - 3 +.18127 - 3 +.98259 - 4 +.20638 - 3 +.48385 - 5 +.16053 - 3 +.41135 - 3 +.15760 + 1 +.18560 + 1 -.68500 - 1 +.96047 - 2 +.59811 - 2 +.48385 - 5
 +.39605 - 3 +.32762 - 3 +.14055 - 3 +.32487 - 3 -.66688 - 6 +.30935 - 3 +.66637 - 3 +.12780 + 1 +.19815 + 1 +.23975 + 0 +.11908 + 0 +.12073 - 1 +.35552 - 6
 1_{4min}.
+.29012 - 3 +.18127 - 3 +.10450 - 3 +.18872 - 3 +.46385 - 5
+.16053 - 3 +.41135 - 3 +.15760 + 1 +.19023 + 1 -.68500 - 1
+.96161 - 2 +.59325 - 2 +.48385 - 5
                                                                                                                         Is max
 +.38008 - 3 +.27702 - 3 +.13557 - 3 +.27507 - 3 +.80316 - 5 +.24877 - 3 +.57919 - 3 +.16740 + 1 +.23281 + 1 +.69250 - 1 +.47199 - 1 +.10963 - 1 +.80316 - 5
```

```
+.43479 - 3 +.36125 - 3 +.13557 - 3 +.26765 - 3 -.64946 - 6 +.35280 - 3 +.11950 - 1 +.17292 - 6
           +.26024 - 3 +.15887 - 3 +.10979 - 3 +.21876 - 3 +.68859 - 5 +.12935 - 3 +.33865 - 3 +.16460 + 1 +.17124 + 1 +.81500 - 1 +.78296 - 2 +.68859 - 5
           +.38008 - 3 +.27702 - 3 +.13557 - 3 +.27507 - 3 +.14031 - 5 +.24561 - 3 +.55267 - 3 +.16740 + 1 +.23281 + 1 -.70750 - 1 +.47485 - 1 +.10888 - 1 +.14031 - 5
           +.30404 - 3 +.22766 - 3 +.10979 - 3 +.23102 - 3 +.33840 - 5 +.20259 - 3 +.47045 - 3 +.12520 + 1 +.15701 + 1 +.21050 + 0 +.17174 - 1 +.67335 - 2 +.33853 - 5
           +.38008 - 3 +.27702 - 3 +.13557 - 3 +.28912 - 3 +.14031 - 5 +.24561 - 3 +.58267 - 3 +.16740 + 1 +.23962 + 1 -.70750 - 1 +.47471 - 1 +.10969 - 1 +.14031 - 5
           +.30404 - 3 +.22766 - 3 +.10979 - 3 +.21987 - 3 +.23629 - 5 +.20361 - 3 +.47250 - 3 +.12520 + 1 +.15140 + 1 +.21050 + 0 +.17262 - 1 +.66904 - 2 +.33853 - 5
           +.39605 - 3 +.32782 - 3 +.13557 - 3 +.28785 - 3 -.64253 - 6 +.38802 - 3 +.66501 - 3 +.12780 + 1 +.21691 + 1 +.37975 + 0 +.11711 - 1 +.37987 - 6
           +.29012 - 3 +.18127 - 3 +.10979 - 3 +.21876 - 3 +.45655 - 5 +.16170 - 3 +.41279 - 3 +.15760 + 1 +.17124 + 1 (-.20050 + 0) +.96155 - 2 +.61782 - 2 +.45655 - 5
```

16.

176 -

```
+.43479 - 3 +.36125 - 3 +.13557 - 3 +.28785 - 3 -.84948 - 6 
 <math>+.35280 - 3 +.75777 - 3 +.12080 + 1 +.21691 + 1 +.65750 - 1 
 <math>+.13552 + 0 +.11950 - 1 +.17292 - 6
        Tomax.
+.26024 - 3 +.15887 - 3 +.10979 - 3 +.21876 - 3 +.68859 - 5 
 <math>+.12935 - 3 +.33865 - 3 +.16460 + 1 +.17124 + 1 +.81500 - 1 
 \hline +.78296 - 2 +.61266 - 2 +.68859 - 5
       Io mix
  +.43479 - 3 +.36125 - 3 +.14947 - 3 +.32487 - 3 -.62904 - 6
+.34071 - 3 +.73672 - 3 +.12080 + 1 +.19815 + 1 +.22975 + 0
+.13170 + 0
+.12942 - D
+.39336 - 6
                                        Pmax.
  +.26024 - 3 +.15887 - 3 +.98259 - 4 +.16872 - 3 +.45750 - 5 +.13926 - 3 +.36015 - 3 +.16460 + 1 +.19023 + 1 -.50500 - 1 +.83690 - 2 (*.54779 - 2) +.45750 - 5
   +.38006 - 3 +.27702 - 3 +.13557 - 3 +.27507 - 3 +.80316 - 5 +.24877 - 3 +.57919 - 3 +.16740 + 1 +.23281 + 1 +.69250 - 1 +.47199 - 1 +.10963 - 1 +.80316 - 5
                                   +.22766 - 3 +.10979 - 3 +.23102 - 3 +.19542 - 6
+.48944 - 3 +.12520 + 1 +.15701 + 1 +.70500 - 1
+.66920 - 2 +.19670 - 6
   +.30404 - 3
+.21839 - 3
+.17881 - 1
   +.29012 - 3 +.18127 - 3 +.10979 - 3 +.21876 - 3 +.48385 - 5 +.16053 - 3 +.41135 - 3 +.15760 + 1 +.17124 + 1 -.68500 - 1 +.95808 - 2 +.62243 - 2 +.48385 - 5
```

# TRANSISTOR AND DIODE BIAS POINTS FOR FINAL COMPUTER RUNS 500 K.C. <u>+</u>15% POWER SUPPLY

#### All transistors 2N914 All diodes FD 643

					a se man commence of	Acceptance to the American Control of the Control o			
(Current \\ Run #		from Cor	mputer	T.C. <sub>2</sub>	*	v <sub>D2</sub> *	Tolera	nce	$v_{D2n}$
I <sub>D2</sub>	=	0.22ma 1	Nom.	2.5mv/	ос	0.505v			
DZ	=	0.35ma 1	Max.	2.3mv/	°C	0.555v	+25m	v =	0.580v
	=	0.12ma 1	Min.	2.8mv/	°°C	0.445v	<b>-</b> 25m	Λ 🖴	0.420v
(Current		from Con	mputer				m - 1		T7
Run #	4)			T.C.5	<b>;*</b>	V <sub>D5n*</sub>	Tolera	nce	V <sub>D5n</sub>
14	=	.25ma	Nom.	2.5mv/	<sup>o</sup> C	$0.510_{V}$			
7	=	.32ma	Max.	2.3mv/	<sup>o</sup> C	0.552v	+25m	v =	0.577v
	=	.19ma	Min.	2.8mv/	<sup>o</sup> C	0.465v	<del>-</del> 25m	v =	0.440v
(Currents (Not	Calcu Comput	•		T.C.	7*	V <sub>D7 n</sub> *	Tolera	nce	V <sub>D7n</sub>
I <sub>D7</sub>	=	0.645ma	Mon.	2.3mv/	/°c	0.560v			
2.	=	0.83ma	Max.	2.2mv/	/°c	0.595v	+25m	v =	0.620
	=	0.51ma	Min.	2.5mv/	/°C	0.508	<b>-</b> 25m	v =	.483v
			V <sub>ce1</sub>		V <sub>ce1</sub>	Vo	cel	V <sub>ce1</sub>	
$I_{c1}$		I <sub>b1</sub>	@25 <sup>9</sup>	•	@ <del>+</del> 80°C	e-10	OC N	iom. 0	. 2
-c <sub>1</sub> 6ma		.53ma		0.18	_		M	iin. 0 lax. 0	
			TR	<i>#</i> 7		@.37	7m <b>a</b>		
10ma		.34ma	max.	0.26v	0.21	0.3		lote:	Current Computer
			TR	<i>#</i> 10			F	lun #4	
1ma		.75ma	min.	0.11v	0.11	7 0.	10v V	ce vs ppend	Ib,
*From Fai	rchild.	i Curves	for FD	363 Diode	. 170		<u>.</u>	A A	

- 170 -

# TRANSISTOR AND DIODE BIAS POINTS FOR FINAL COMPUTER RUNS -continued-

I <sub>c1</sub>	I <sub>b1</sub>	V <sub>be1</sub> @25°C	V <sub>be1</sub> @80°C	V <sub>be1</sub> @−10°C	T.C. <sub>be1</sub> (+25° to +80°)	T.C. <sub>be1</sub> (+25° to -10°)		
	(Nom #2)							
6ma	0.53ma	0.76v						
	(Min #6)			• •				
1ma	0.34ma	0.68v	0.585v	0.75v	1.8mv/ <sup>O</sup> C	2.0mv/°C		
	(Max #2)							
10ma	0.75ma	0.78v	0.68v	0.815v	$1.8 \text{mv/}^{\circ}\text{C}$	1.0mv/°C		
Note:	I <sub>b1</sub> from Comp	uter Run #	4					
	= Nom 1.5m Min 1.0m Max 2.0m	v/°C v/°C		V <sub>beln</sub> =	Nom .75v Min .65v Max .81v	Added 30mv to 25 °C data		
	Extrapola	ted from \	ce Versus	I <sub>b</sub> Plots,	Appendix D			
I <sub>c2</sub>	Vce2 @25°C	V <sub>ce2</sub> @80°C	<sup>V</sup> ce2 @ <b>-</b> 10 <sup>0</sup> C	$I_{b2}$	Nom V <sub>ce2</sub> =			
0.43	0.16v	0.18v	0.14v	0.12v	Min V <sub>ce2</sub> = Max V <sub>ce2</sub> =			
0.26	0.10v	0.12v	0.09v	0.35v	Max VCeZ -	0.200		
Note: $I_{c2}$ from Computer Run #4, $I_1 \approx I_{c2}$								
I <sub>c2</sub>	I <sub>b2</sub>	Vbe 2 @25°C	Vbe2 @80°C	V <sub>be2</sub> @-10°C	T.C. <sub>be2</sub> (25° to +80°)	T.C. <sub>be2</sub> (25° to -10°)		
	(Max TR#2)				(Note: I <sub>c2</sub>	from)		
0.43ma	0.35ma		0.57v	0.745∨	(Computer R (I <sub>1</sub> I <sub>c2</sub> )			
0.26ma	(Min TR#6) 0.12ma	0.66v	0.54v	0.71v	2.2mv/°C	1.2mv/°C		
o i zoma	(Nom TR#6)	0.000						
0.34ma	0.22ma	0.69v	0.55v	0.72v	2.5mv/°C	0.9mv/°C		
T.C. <sub>be2</sub>	= Min = Max = Nom =	1.0mv/°C 2.5mv/°C 2.0mv/°C	- 179	-		0.65v 0.75v 0.67v		

# Determination of V<sub>be3n</sub>

# ${\tt Maximum}\ {\tt V}_{\tt be3n}$

$$I_{c3} = \frac{V_{R8}}{R_3} = \frac{3.75v}{96K \text{ ohm}} = 39 \text{ m. a.}$$

where  $\overline{V}_{R_8}$  = Max. Fwd. OFF bias, base Q<sub>4</sub> +  $\overline{V}_b$ = +0.3v, + 3.45v. = 3.75v.

 $\overline{V}_{be_3}$  @ 30  $\mu$  a. and 25°C = 0.596v. (Fr. Table I)

Also from Table I,  $\Delta V_{be3} = \frac{17 \text{ mv.}}{20 \text{ m.a.}} = 0.85 \text{ mv./m.a.}$ 

≈ 1.0 mv./ m a.

Then for  $I_{c_3} = 39 \,\mu a.$ 

 $\overline{V}_{be3} = 0.596v. + 1.0 \text{ mv./m.a. } \times 9m.a.$  = 0.605 mv.

### Minimum V<sub>be3</sub>

$$I_{c3} = V_{R8} = \frac{2.35v}{104K \text{ ohm}} = 22.6 \mu \text{ a.}$$

where  $V_{R_8}$  = Max. Rev. OFF bias, base  $Q_4 + V_{\underline{b}}$ = -0,2v. + 2.55v. = 2.35v.

 $V_{\underline{be}_3}$  @ 20  $\angle$  a. and 25°C = 0.570v. (FR. Table I)

 $V_{\underline{be}_3}$  @ 22.6 \( \mu \) a. \( = 0.570 \text{v.} + 1 \text{ mv/ma.} \( \text{x 2.6 ma} \) = 0.573 \( \text{v.} \)

Nominal Vbe3

$$= \frac{0.605 - 0.573}{2} + 0.573 = 0.589v.$$

Determination of T.C.be3

## From Table I @ $I_c = 30 \mu a$ .

TR	<sup>V</sup> be3 @ 25 <sup>0</sup> C.	<sup>V</sup> be3 @ <b>-</b> 10 <sup>o</sup> C.	T.C. <sub>be3</sub> (Calculated)
<b>#</b> 2	0.592v.	0.653v.	1.74mv./°C
<b>#</b> 6	0.581v.	0.646v.	1.86mv./°C
<i>‡</i> 7	0.596v.	0.653v.	1.63mv./°C
#10	0.584v.	0.642v.	1.66mv./°C
	@ 25°C	@ +80°C	
# 2	0.592v.	0.460v.	2.4mv./°C
<i>#</i> 6	0.581v.	0.450v.	2.39mv./°C
<i>‡</i> 7	0.596v.	0.460v.	2.47mv./°C
<i>‡</i> 10	0.584v.	0.448v.	2.47mv./°C

# Therefore, T.C. be is;

Nominal =  $2.0 \text{ mv./}^{\circ}\text{C.}$ 

Minimum =  $1.6 \text{ mv./}^{\circ}\text{C.}$ 

Maximum =  $2.5 \text{ mv./}^{\circ}\text{C.}$ 

## Determination of $h_{FE_{3n}}$ (Q<sub>3</sub>)

#### From Appendix D, Table I

@ 
$$25^{\circ}$$
C. and  $I_c = 30 \mu a$ .

@ 80°C. and 
$$I_c = 30 \mu a$$
.

$$(a-10^{\circ}C)$$
 and  $I_c = 30 \text{ Ma}$ .

Therefore,  $h_{FE_{3n}}$  or  $\beta_{3n}$  is,

20 = Nominal

6.0 = Minimum

60 = Maximum

The change in  $h_{\mbox{\scriptsize FE}}$  from +25 C to -10 C is,

for transistor #2, 
$$(1 - \frac{12}{19}) \times \frac{100}{35} = 1.05\%/^{\circ}C$$
.

#6, 
$$(1 - \frac{14.3}{20}) \times \frac{100}{35} = 0.86\%/^{\circ}C.$$

#7, 
$$(1 - \frac{6}{9.4}) \times \frac{100}{35} = 1.03\%^{\circ}C$$

#10, 
$$(1 - 27.3) \times 100 = 1.3\%^{\circ}$$
C.

 $K_{T_3}$  is then, 0.01 Nominal

0.007 Minimum

0.02 Maximum

Note: Absolute maximum  $h_{FE}$  @ 80°C is then 126 Absolute minimum  $h_{FE}$  @ -10°C is then 2

# Determination of $VD1_n$

 $I_{F1}$  is maximum when  $h_{FE_3}$  is minimum,  $I_{DL_4}$  = 0 and  $V_{be_3}$  is maximum.

Therefore, 
$$\overline{I}_{F1} = \overline{I}_{C3} + \overline{I}_{R8}$$

$$\overline{h}_{FE3}$$

$$=\frac{30}{2}$$
 ma + 7 ma = 22 ma.

 $V_{D1_n} = 0.435$  (Fr. Fairchild FD643 curves @ 25°C.)

 $\mathbf{I}_{F1}$  is minimum when  $\mathbf{h}_{FE_3}$  is maximum,  $\mathbf{I}_{DL_4}$  is maximum and  $\mathbf{V}_{be_3}$  is minimum.

Therefore, 
$$I_{F1} = I_{R8} - I_{DL4}$$
 assuming  $h_{FE_3}$  100  
= 4.7 a. - 1 a.  $I_{DL_4} = 0.4 \mu a$ . @ 80°C Fairchild curves

$$V_{D1}_n = 0.333v. - 25mv. Tol. (Diode #3 fr. meas. Table IV)$$
  
= 0.308v.

#### Determination of T.C.,

From Table IV worst unit, ie. #3

$$\overline{T_{\cdot}C_{\cdot}} = \frac{0.159v_{\cdot}}{559C} = 3.2 \text{ mv./°C}$$

From Fairchild curves  $\underline{T.C.}_1 = 2.8 \text{ mv./oc}$ 

#### Determination of $I_{R14}$

Nominal 
$$I_{R_{14}} = \frac{v_{be3n}}{R_{14}} = \frac{0.59v.}{100K \text{ ohm}} = 5.9 \text{ m a.}$$

Minimum 
$$I_{R_{14}} = V_{be_3} = 0.44v. = 4.2 \text{ Ma.}$$

Maximum 
$$I_{R_{14}} = \frac{\overline{v_{be_3}}}{R_{14}} = \frac{0.69}{96 \text{K ohm}} = 7.2 \text{ m.a.}$$

Note: 
$$\overline{v_{be3}}$$
 @ -10°C

#### Computer Run #5

Matrix Size: 13

JPL Flip-Flop - 500K.C.
R<sub>13</sub> and R<sub>14</sub> added
+15% Power Supplies
+ 4% Resistors
Transistor and Diode
parameters as measured
and bias points from
first Computer Run

	Parameter	Nom.	Min.	Max.
1:	01	1	1	-1
2:	T.C. <sub>1</sub>	3-3	2.8-3	-3.2-3
3:	To	35	1-9	90
4:	V <sub>Din</sub>	.37	.308	.435
5:	35	35	35	<b>-</b> 35
6:	T.C. 2	2.55-3	2.35-3	-2.76-3
7:	$v_{\mathtt{D}_{2\mathtt{n}}}$	.505	.445	.605
8:	h <sub>FEin</sub>	55	29.2	120
9:	KT <sub>1</sub>	.007	.005	009
10:	V <sub>D5</sub> <sub>n</sub>	.510	.44	.577
11 :	T.C. 5	2.5-3	2.3-3	-2.8-3
12:	$v_{ce_1}$	. 2	.1	.3
13:	$v_{ exttt{bein}}$	.75	.65	.81
14:	T.C. be 1,2,3	2-3	1-3	2.5-3
15:	$v_{ce_{2n}}$	.14	.08	. 2
16:	V <sub>be2n</sub>	.67	.65	.7
17:	$V_{be3n}$	.589	.573	.605
18:	h <sub>FE3n</sub>	20	6	60
19:	KT <sub>3</sub>	.01	0.007	02
20:	I <sub>con</sub>	4-9	.01-9	<b>25-9</b>
21 :	C	1.42	1.42	1.42
22 :	$I_{ m DLn}$	5.5-9	.01-9	8-9
23 :	I <sub>eon</sub>	7-9	.01*9	100-9
24 :	R <sub>3</sub>	39 +3	37.4+3	40.5+3

25	:	R <sub>5</sub>	4.7+3	4.5+3	4.9+3
26	•	R <sub>9</sub>	12+3	11.5+3	12.5+3
27	:	R <sub>8</sub>	100+3	96+3	104+3
28	:	R <sub>7</sub>	100+3	96+3	104+3
29	:	R <sub>1</sub>	12+3	11.6+3	12.5+3
30	:	V <sub>D7n</sub>	.56	.508	.595
31	:	R <sub>11</sub>	6.2+3	5.95+3	6.45+3
32	:	V <sub>cc</sub>	5	4.25	5.75
33	:	$v_b$	3	2.55	3.45
34	:	T.C . 7	2.3-3	2.2-3	2.5-3
35	:	R <sub>13</sub>	100+3	96+3	104+3
36	:	R <sub>14</sub>	100+3	96+3	104+3
37	:	I <sub>R14</sub>	5.9-6	4.2-6	7.2-6
38	:	- ·			

### MATRIX ELMTS

548/ 3).5s

- 1, 1 01

**-** 1, 2

0 1, 3

```
10-7-64
```

```
- 3, 9
```

```
: 5 -22&21&03+(17-14&03+14&05)/36
```

- 6, 1

- 6, 2 -01

**-** 6, 3

- 6, 4

**-** 6, 5

- 6, 6 01

- 6, 7

**-** 6, 8

**-** 6, 9

- 6, 10

**-** 6, 11

**-** 6, 12

- 6, 13 18+18&19&(03-05)-(16-14&03+14&05)/35

: 6 22&21&03

- 7, 1 01

**-** 7, 2

- 7, 3

- 7, 4

**-** 7**,** 5 **-**01

- 7, 6 01

- 7, 7 -01

**-** 7, 8

**-** 7, 9

- 7, 10

- 7, 11

**-** 7, 12

- 7, 13

: 7 (33-14&(03-05)+13)/28-(16-14&03+14&05)/35

. 8, 1

**-** 8**,** 2

**-** 8, 3

- 8, 4

16-7-64

```
7 10-7-64
```

```
ర,
      5
  8,
     6
  8,
     7
     8 01
  8,
  8,
      9
 8, 10
- 8, 11
 8, 12
 8, 13
: 8
        13-14&(03-05)+16-14&(03-05)
  9,
      1
  9,
      2
  9,
     4 -25
  9,
  9,
      5
     6
 9,
- 9,
      7
      8
- 9,
- 9,
     9 01
 9, 10
 9, 11
 9, 12
- 9, 13
: 9
      -25&21&03&22-11&(03-05)+10+12
- 10,
      1
- 10,
      2
- 10,
       3
- 10,
      4
- 10,
      5
      6
   0,
- 10,
      7
```

8

9

**- 10**,

**- 10**,

- 190 -

```
- 10, 10 01
- 10, 11
- 10, 12
- 10, 13
: 10
13-14&(03-05)+15-04+02&(03-05)-17+14&(03-05)
- 11,
       2
- 11,
- 11, 3 01
      4 01
- 11,
- 11,
      5
- 11,
      6
- 11, 7 -08-08&09&(03-05)
       8
- 11,
- 11,
      9
- 11, 10
- 11, 11 01
- .1, 12
- 11, 13
: 11
         21&03&22
- 12, 1 - 32
- 12, 2 - 32
- 12, 3 -32
- 12, 4 -32
- 12,
      5
- 12, 6
- 12,
      7
- 12,
      8
- 12,
      9
- 12, 10 -33/27
- 12, 11
- 12, 12 01
- 12, 13
```

: 12

32&21&03&20+32&21&03&22+(32&32-32&12-30&32+32&34&03-32&34&05)/31+(33

8 10-7-64

- 191 -

- 13, 1
- **13,** 2
- 13, 3
- 13, 4
- **13,** 5
- 13, 6
- 13, 7
- **13,** 8
- **13**, 9
- **13, 1**0
  - **-** 13**,** 11
  - **13, 1**2
  - **13, 13** 27
  - : 13 (33+13-14&03+14&05+15-04+02&03-02&05-17+14&03-14&05-21&03&23&27-21&03 &20&27-27&37)/(18+18&19&03-18&19&05+01)

```
10,
                                                                                        10 July 1964 - P.M.
                7-10-64
                                                                                       J.P.L. Flip Flop Run
18
                                                                                          R134R14 added
                                                                                          + 15% power Try; ics
                                                                                          + 400 Resistors
                                                                                           Transistor 4 Diode
                                                                                             Darumetersa: Messur
                                                                                 I_{5}
                                                                          +.67054
                                      +.12308 - 3 +.25696 - 3
+.14200 + 1 +.19164 + 1
                                                                                               Nominal
                    +.25625 - 3
+.53974 - 3
+.85161 - 2
                                      +.10887 - 5
              0676622
                                                                 IL = LINK NOWN
                                                                          ù. I, ,I2, I3, etc.
              2
  +.6274 -
-.9652 -
  +.0000 + 0
  +.0000 + 0
  +.0000 + 0
  +.0000 +
              6
    4762
3524
  +.1000 -
  +.0000 +
              0
  +.0000 +
              0
  -.1000 +
  +.5500 -
-.3000 -
-.4762 -
  +.0000 + 0
-.8333 - 4
+.0000 + 0
  +.0000 + 0
  +.0000 +
               044
  -.8333 -
-.8333 -
+.0000 +
               0
  +.0000 +
               0
  -.0000 +
-.4583 -
-.4167 -
+.0000 +
               230
  +.0000 + 0
  +.0000 + 0
     0000 + 0
  7.0000 + 0
  +.0000 + 0
  +.0000 + 0
  +.0000 + 0
  +.0000 +
               0
```

- 193 -

+.0000 +

-,0000 +

```
+•5397 - 3
+•0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
5988 - 4
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.7186 + 0
-.0000 + 0
+.5988 - 4
-.2994 - 3
+.0000 + 0
+.0000 + 0
+.0000 + 0
-.2564 - 4
-.5988 - 4
+.0000 +
              0
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.7186 + 0
-.0000 + 0
+.8552 - 4
-.1234 - 2
+.0000 + 0
8333 - 4
8333 - 4
+•000 + 0
+.0000 +
+.4762 -
-.9286 -
-.1867 -
              064
               3
+.1000 + 1
                             DVbein
 +.0000 + 0
 +.1000 + 1
-.1027 -
-.7733 -
+.4762 -
               1
 +.0000 + 0
-.1776 -
               90
 +.0000 +
 +.0000 + 0
 +.0000 + 0
 -.1776 -
-.1776 -
               990
 +.0000 +
                            b T, C. be 1,2,3
 +.0000 + 0
 -.0000 + 0
 -.1705 - 7
 +.0000 + 0
    3469 -12
 -.8333 - 4
+.0000 + 0
 +.0000 + 0
 +.0000 + 0
+.4762 - 6
-.9524 - 5
```

- 194 -

```
-.9333 - 4
+.0000 + 0
+.0000 +
+.1000 +
-.5133 -
-.3867 -
+.4762 -
+.0000 +
+.0000 + 0
+.0000 + 0
+.0000 + 0

-.8333 - 4

-.7333 - 4

+.1000 + 1
+.0000 + 0
-.0000 + 0
-.4033 - 2
-.4167 - 3
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.9524 - 5
+.9524 - 5
-.4222 -11
                             Du
 +.0000 + 0
 +.0000 + 0
                              DVbe 3n
 -.1000 + 1
 1930 - 9
3000 - 4
-.4762 - 6
 +.0000 + 0
 +.0000 + 0
 +.0000 + 0
 +.0000 + 0
 -.5136 - 7
-.5136 - 7
-.3553 -12
                             <u> ひい</u>
 +.0000 + 0
 +.0000 + 0
 -.0000 + 0
 -.1933 -10
 +.0000 + 0
 -.5136 - 7
 +.0000 + 0
 +.0000 + 0
 +.0000 + 0
 +.0000 + 0
 -.2367 +
+.4733 +
+.4970 +
+.0000 +
               1
               2
               2
               0
    0000 + 0
               0
4
 -.0000 +
 +.2733 + 4
+.2485 + 3
-.2367 + 1
 +.0000 + 0
```

+.0000 + 0

```
+.0000 + 0
+.5418 - 7
-.2108 - 6
+.5592 - 6
+.7700 - 6
+.0000 + 0
 -.6501 -
0000 +
0000 + 0
+.4249 - 4
+.1933 - 5
-.1833 - 7
 +.0000 + 0
 +.0000 + 0
 +.0000 + 0
 +.1399 + 2

-.4970 + 2

+.4970 + 2

+.9940 + 2

+.0000 + 0

-.1678 + 6
 -.0000 + 0
+.5503 + 4
+.3184 + 3
+.0000 + 0
 +.0000 + 0
 +.0000 + 0
 +.0000 + 0
 +.0000 + 0
 -• 2367 + 1
+• 4733 + 2
   4733 + 2
4970 + 2
.0000 + 0
  +.0000 + 0
 -.0000 + 0
+.2733 + 4
+.0000 + 0
  -.2367 + 1
  +.0000 + 0
  +.0000 +
  -. 3125 -
  +.0000 + 0
  +.0000 + 0
  +.0000 + 0
  +.0000 + 0
  +.0000 + 0
  +.0000 + 0
  -.0000 + 0
+.3125 - 8
  +.3125 - 8
-.1562 - 7
+.0000 + 0
  +.0000 + 0
  +.0000 + 0
  +.0000 + 0
     •1533 - 7
  -.1533 -
  +.0000 + 0
  +.0000 + 0
  +.0000 + 0
  +.1839 - 3
-.0000 + 0
+.1533 - 7
-.7664 - 7
```

- 196 -

```
+.0000 + 0 )
+.0000 + 0
+.0000 +
            0
+.0000 + 0
-.1528 - 7
+.0000 + 0
 .0000 + 0
+.0000 + 0
+.0000 +
-.7180 - 4
-.0000 + 0
+.1528 - 7
-.7639 - 7
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0

-.1382 -10

+.2764 - 9

+.2902 - 9

+.0000 + 0
+.0000 + 0
-.0000 + 0
+.1596 - 7
-.1984 - 8
-.1382 -10
+.0000 + 0
+.0000 + 0
  .0000 + 0
... 0000 + 0
+.0000 + 0
+.0000 + 0
+.3713 - 9
+.0000 + 0
+.0000 + 0
-.0000 + 0
+.2042 - 7
+.0000 + 0
+.0000 + 0
-.2826 -
-.2114 -
+.0000 +
            0
+.0000 +
+.0000 +
-.2114 - 7
-.4940 - 7
+.0000 + 0
+.0000 + 0
-.0000 + 0
-.2717 - 5
-.2470 - 6
+.0000 + 0
  .0000 + 0
+.0000 + 0
+.0000 +
            0
+.0000 +
            0
+.0000 +
            0
+.0000 +
            0
+.0000 + 0
```

+.0000 + 0

- 197 -

```
+.0000 + 0
-.0000 + 0
+.0000 + 0
-.8065 - 3
+.0000 + 0
+.0000 + 0
  .0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
                         DM
+.0000 + 0
+.0000 + 0
+.0000 + 0
+.0000 + 0
-.0000 + 0
+.0000 + 0
-.5460 - 6
+.0000 + 0
+.8333 - 4
+.8333 - 4
+.2564 - 4
+.5988 - 4
+.0000 + 0
+.8333 - 4
+.1667 - 3
+.0000 + 0
+.2814 + 0
-.0000 + 0
+.9081 - 2
+.3751 - 2
-.0000 + 0
+.0000 + 0
+.0000 +
+.0000 +
+.0000 + 0
+.4762 - 6
-.9524 - 5
-.2000 - 4
+.0000 + 0
+.0000 + 0
 -.0000 + 0
-.1100 - 2
+.1274 - 3
+.4762 - 6
+.0000 + 0
 +.0000 + 0
+.0000 + 0
 +.0000 + 0
 +.0000 + 0
                          DU
DT.C.7
 +.0000 + 0
 +.0000 + 0
 +.0000 + 0
 +.0000 + 0
 -.0000 + 0
  -.0000 + 0
 +.0000 + 0
 +.0000 + 0
 +.0000 + 0
 +.0000 + 0
 +.0000 + 0
+.0000 + 0
```

```
15 7-10-64
 +.0000 + 0
 -.7105 -16
-.6634 -10
 +.0000 + 0
                                                                                                                        - 199 -
 +.0000 + 0
 -.0000 + 0
-.3649 - 8
 +.0000 + 0
 +.0000 + 0
 +.0000 + 0
 +.0000 + 0
 +.0000 + 0
 +.0000 + 0
-.5832 -10
+.0000 + 0
 +.5832 -10
 +.0000 + 0
 +.0000 + 0
 -.0000 + 0
+.3207 - 8
 +.0000 + 0
 +.0000 + 0
 +.0000 + 0
 +.0000 + 0
 +.0000 + 0
 +.0000 + 0

-.4762 - 1

+.9524 + 0

+.1000 + 1
 +.0000 + 0
 +.0000 + 0
 -.0000 + 0
  +.5500 + 2
 +.0000 + 0
  -.4762 - 1
+.44461 - 3 +.36295 - 3 +.13457 - 3 +.29612 - 3 +.35643 - 5 Solutions
+.35546 - 3 +.76382 - 3 +.10750 + 1 +.20485 + 1 -.14500 + 0 Swhen I,
+.12652 + 0 +.11836 - 1 +.91530 - 7
       I, max
                                                                                                                         is maximum
     Timin
                                                                    +.21784 - 3 +.10948 - 47 Solutions
+.17448 + 1 +.24000 - 1) when I
+.25640 - 3 +.17486 - 3 +.11096 - 3
+.15686 - 3 +.37409 - 3 +.15300 + 1
+.79183 - 2 +.59353 - 2 +.46148 - 5
                            Izmax
  +.42716 - 3 + .36683 - 3 + .13457 - 3 + .29612 - 3 + .43699 - 5 + .35820 - 3 + .74781 - 3 + .11900 + 1 + .20485 + 1 - .25000 - 1 + .12386 + 0 + .11765 - 1 + .10381 - 6
                            Izmin
  +.26180 - 3 +.14966 - 3 +.11096 - 3 +.21784 - 3 +.11240 - 4 +.13266 - 3 +.35551 - 3 +.16850 + 1 +.17448 + 1 -.96000 - 1 +.75087 - 2 +.58493 - 2 +.43597 - 5
```

+ 39020 - 3 + 32402 - 3 (+.15107 - 3) + 30762 - 3 + 35930 - 5

- 200 -I3 min +.30043 - 3 +.20222 - 3 +.97531 - 4 +.20534 - 3 +.10353 - 4 +.18654 - 3 +.45006 - 3 +.13700 + 1 +.18885 + 1 -.25600 + 0 +.96191 - 2 +.59739 - 2 +.40196 - 5Iy max +.39020 - 3 +.32402 - 3 +.13951 - 3 +.32594 - 3 +.35930 - 5 +.31387 - 3 +.66624 - 3 +.12350 + 1 +.20016 + 1 +.13500 + 0 +.11027 + 0 +.11692 - 1 +.12017 - 6I4 min +.30043 - 3 +.20222 - 3 +.10561 - 3 +.19670 - 3 +.10353 - 4 +.18654 - 3 +.45006 - 3 +.13700 + 1 +.17913 + 1 -.25600 + 0 +.96197 - 2 +.59715 - 2 +.40196 - 5Is mak +.37220 - 3 +.26966 - 3 +.13457 - 3 +.28290 - 3 +.13674 - 4 +.24447 - 3 +.56876 - 3 +.16850 + 1 +.22137 + 1 -.80000 - 2 +.51112 - 1 +.10621 - 1 +.64600 - 5I 5 min +.30819 - 3 +.23752 - 3 +.11096 - 3 +.23219 - 3 +.39611 - 5 +.23829 - 3 +.51596 - 3 +.11900 + 1 +.15798 + 1 -.11300 + 0 +.20524 - 1 +.66203 - 2 +.27414 - 8Ibo max +.43750 - 3 +.36683 - 3 +.13457 - 3 +.29612 - 3 +.42612 - 5 +.36790 - 3 +.77710 - 3 +.11900 + 1 +.20485 + 1 -.14500 + 0 +.12872 + 0 +.11712 - 1 -.48544 - 8Ibz min +.25220 - 3 +.14966 - 3 +.11096 - 3 +.21784 - 3 +.76799 - 5 +.11847 - 3 +.32528 - 3 +.16850 + 1 +.17448 + 1 +.24000 - 1 +.68423 - 2 +.59328 - 2 +.79969 - 6+.25220 - 3 +.14966 - 3 +.11096 - 3 +.21784 - 3 +.80049 - 5 +.11880 - 3 +.32528 - 3 +.16850 + 1 +.17448 + 1 -.80000 - 2 +.68423 - 2 +.59317 - 2 +.79135 - 6Vzmax +.37220 - 3 +.26966 - 3 +.13457 - 3 +.28290 - 3 +.72755 - 5 +.24560 - 3 +.57630 - 3 +.16850 + 1 +.22137 + 1 -.13500 + 0 +.51795 - 1 +.10595 - 1 +.61687 - 6

+.20810 - 2 +.22752 - 2 +.11096 - 2 +.23191 - 3 +.75796 - 5

```
+.21720 - 3 + .49125 - 3 + .11900 + 1 + .15831 + 1 + .14000 - 1 17 7-10-49 + .19524 - 1 + .66160 - 2 + .21850 - 5
 +.37220 - 3 +.26966 - 3 +.13457 - 3 +.30015 - 3 +.72755 - 5 +.24560 - 3 +.57630 - 3 +.16850 + 1 +.22982 + 1 -.13500 + 0 +.51778 - 1 +.10695 - 1 +.61687 - 6
 +.30819 - 3 +.23752 - 3 +.11096 - 3 +.21854 - 3 +.65585 - 5 +.21822 - 3 +.49329 - 3 +.11900 + 1 +.15183 + 1 +.14000 - 1 +.19621 - 1 +.65635 - 2 +.21850 - 5
 +.28405 - 3 +.22373 - 3 +.11096 - 3 +.23191 - 3 +.78628 - 5 +.20078 - 3 +.44874 - 3 +.13500 + 1 +.15831 + 1 +.29400 + 0 +.17805 - 1 +.64665 - 2 +.24682 - 5
                                                                                                                            Vimax
 +.39460 - 3 +.28246 - 3 +.13457 - 3 +.28290 - 3 +.72082 - 5 +.26103 - 3 +.61573 - 3 +.15250 + 1 +.22137 + 1 (-.41500 + 0) +.55367 - 1 +.10783 - 1 +.54957 - 6
+.43750 - 3 +.36683 - 3 +.13457 - 3 +.29612 - 3 +.39834 - 5 +.36762 - 3 +.77710 - 3 +.11900 + 1 +.20485 + 1 -.11300 + 0 +.12872 + 0 +.11713 - 1 +.25019 - 7
        Io max
 +.25220 - 3 +.14966 - 3 +.11096 - 3 +.21784 - 3 +.80049 - 5 

<math>+.11880 - 3 +.32528 - 3 +.16850 + 1 +.17448 + 1 -.80000 - 2 

<math>+.68423 - 2 +.59317 - 2 +.79135 - 6
       Towin
  +.44461 - 3 +.38106 - 3 +.15107 - 3 +.32594 - 3 +.33024 - 5 +.36931 - 3 +.77744 - 3 +.10250 + 1 +.20016 + 1 +.14000 - 1 +.12874 + 0 +.12884 - 1 +.13732 - 6
  +.25640 - 3 +.15806 - 3 +.97531 - 4 +.19670 - 3 +.10549 - 4 
 <math>+.14292 - 3 +.36106 - 3 +.15800 + 1 +.17913 + 1 -.13500 + 0 
 <math>+.76658 - 2 +.53143 - 2 +.38819 - 5
  +.37220 - 3 +.26966 - 3 +.13457 - 3 +.28290 - 3 +.12879 - 4 +.24420 - 3 +.56929 - 3 +.16850 + 1 +.22137 + 1 +.24000 - 1 +.51160 - 1 +.10622 - 1 +.65281 - 5
                                                                 Thomax
  +.30819 = 3
+.23757 = 3
+.20423 = 1
                               +.23752 - 3 +.11096 - 3 +.23191 - 3 +.57274 - 5
+.51347 - 3 +.11900 + 1 +.15031 + 1 -.14500 + 0
+.66140 - 2 -.53191 - 9
                                                                  Ibs min
   \pm 20012 = 2 \pm 20222 = 2 \pm 11006 = 2 \pm 21784 = 2 \pm 10352 = 4
```

- 201 -

+18654 - 3 + 45006 - 3 + 13700 - 1 + 17448 + 1 - 25600 + 0 7-10-64 + 95932 - 2 + 62270 - 2 + 40196 - 5

### Computer Run #6

Parameter			±5% Power	p-Flop Supplies	7/13/64
32			<u>+</u> 4% Resis 500KC Res	istors Sistor Values	
5					
4.75					
5.25					
33					
3		\			
2.85					
3.15					
$r_1$	12	13	14	I <sub>5</sub>	
+.34250 - 3	+.25625 - 3	+.12308 - 3	+.25696 - 3	+.67054 - 5	
I <sub>b2</sub>	I <sub>b1</sub>	$v_2$	$\mathtt{v}_{\mathbf{T}}$	$v_1$	Nominal
+.23475 - 3	+.53974 - 3	+.14200 + 1	+.19164 + 1	69000 - 1	Solution
Io	P	I <sub>b3</sub>			
+.29306 - 1	+.85161 - 2	+.10887 - 5			

```
Izma*
            +.38405 - 3 + .32373 - 3 + .12222 - 3 + .26739 - 3 + .43392 - 5 + .31795 - 3 + .66737 - 3 + .11900 + 1 + .19077 + 1 - .25000 - 1 + .11053 + 0 + .96482 - 2 + .73118 - 7
            +.30180 - 3 +.18966 - 3 +.12433 - 3 +.24909 - 3 +.11878 - 4 +.17017 - 3 +.42926 - 3 +.16850 + 1 +.18854 + 1 -.96000 - 1 +.90900 - 2 +.75464 - 2 +.49974 - 5
Izmin
            +.35020 - 3 +.28402 - 3 +.13770 - 3 +.27888 - 3 +.35623 - 5 +.27672 - 3 +.59201 - 3 +.12350 + 1 +.17640 + 1 +.13500 + 0 +.97977 - 1 +.95736 - 2 +.89484 - 7
           +.34353 - 3 +.24532 - 3 +.10988 - 3 +.23659 - 3 +.10991 - 4 +.22716 - 3 +.53002 - 3 +.13700 + 1 +.20292 + 1 -.25600 + 0 +.11338 - 1 +.77103 - 2 +.46573 - 5
           +.35020 - 3 +.28402 - 3 +.12716 - 3 +.29469 - 3 +.35623 - 5 +.27672 - 3 +.59201 - 3 +.12350 + 1 +.18610 + 1 +.13500 + 0 +.97972 - 1 +.96013 - 2 +.89484 - 7
           +.34353 - 3 +.24532 - 3 +.11898 - 3 +.22543 - 3 +.10991 - 4
+.22716 - 3 +.53002 - 3 +.13700 + 1 +.19321 + 1 -.25600 + 0
+.11340 - 1 +.77005 - 2 +.46573 - 5
             +.33220 - 3 +.22966 - 3 +.12222 - 3 +.25417 - 3 +.13036 - 4
+.20695 - 3 +.49477 - 3 +.16850 + 1 +.20729 + 1 -.80000 - 2
+.44450 - 1 +.86353 - 2 +.58223 - 5
             +.35129 - 3 +.28063 - 3 +.12433 - 3 +.26344 - 3 +.39918 - 5
+.27854 - 3 +.59615 - 3 +.11900 + 1 +.17204 + 1 -.11300 + 0
+.23723 - 1 +.84362 - 2 +.33429 - 7
76^{2} + 39440 - 3 + 32373 - 3 + 12222 - 3 + 26739 - 3 + 45413 - 5 + 32219 - 3 + 68512 - 3 + 11900 + 1 + 19077 + 1 - 14500 + 0 + 11348 + 0 + 96630 - 2 + 27521 - 6
```

7-13-64 3

```
\frac{+.29220 - 3}{+.16152 - 3} +.18966 - 3 +.12433 - 3 +.24909 - 3 +.76018 - 5 +.16152 - 3 +.41153 - 3 +.16850 + 1 +.18854 + 1 +.24000 - 1 +.86991 - 2 +.75447 - 2 +.72156 - 6
+.39440 - 3 +.32373 - 3 +.12222 - 3 +.26739 - 3 +.42634 - 5 +.32191 - 3 +.66512 - 3 +.11900 + 1 +.19077 + 1 -.11300 + 0 +.11348 + 0 +.96638 - 2 +.30508 - 6
 +.29220 - 3 +.18966 - 3 +.12433 - 3 +.24909 - 3 +.79268 - 5 +.16184 - 3 +.41153 - 3 +.16850 + 1 +.18854 + 1 -.80000 - 2 +.86991 - 2 +.75437 - 2 +.71323 - 6
  +.33220 - 3 +.22966 - 3 +.12222 - 3 +.25417 - 3 +.72034 - 5 +.20841 - 3 +.50206 - 3 +.16850 + 1 +.20729 + 1 -.13500 + 0 +.45111 - 1 +.86133 - 2 +.54476 - 6
    +.35129 - 3 +.28063 - 3 +.12433 - 3 +.26316 - 3 +.78830 - 5

+.25748 - 3 +.57121 - 3 (+.11900 + 1) +.17237 + 1 +.14000 - 1

+.22713 - 1 +.84327 - 2 +.24884 - 5
               +.33220 - 3 +.22966 - 3 +.12222 - 3 +.26966 - 3 +.72034 - 5 +.20841 - 3 +.50206 - 3 +.16850 + 1 +.21489 + 1 -.13500 + 0 +.45095 - 1 +.86946 - 2 +.54476 - 6
    +.35129 - 3 +.28063 - 3 +.12433 - 3 +.24795 - 3 +.68619 - 5
+.25851 - 3 +.57325 - 3 +.11900 + 1 +.16507 + 1 +.14000 - 1
+.22812 - 1 +.83653 - 2 +.24884 - 5
   +.32716 - 3 +.26683 - 3 +.12433 - 3 +.26316 - 3 +.81662 - 5
+.24106 - 3 +.52869 - 3 +.13500 + 1 +.17237 + 1 +.29400 + 0
+.20994 - 1 +.82656 - 2 +.27716 - 5
     +.35460 - 3 +.24246 - 3 +.12222 - 3 +.25417 - 3 +.71361 - 5 +.22384 - 3 +.54150 - 3 +.15250 + 1 +.20729 + 1 -.41500 + 0 +.48683 - 1 +.87847 - 2 +.47745 - 6
               \frac{1}{2} + .39440 - 3 + .32373 - 3 + .12222 - 3 + .26739 - 3 + .42634 - 5 + .32191 - 3 + .68512 - 3 + .11900 + 1 + .19077 + 1 - .11300 + 0 + .11348 + 0 + .96638 - 2 + .30508 - 6
           +.29220 - 3 +.18966 - 3 +.12433 - 3 +.24909 - 3 +.79268 - 5

+.16184 - 3 +.41153 - 3 +.16850 + 1 +.18854 + 1 -.80000 - 2

+.86991 - 2 +.75437 - 2 +.71323 - 6
```

```
+. \frac{1}{40151} - \frac{3}{4} +. \frac{33795}{60725} - \frac{3}{4} +. \frac{1}{10250} + \frac{1}{4} +. \frac{1}{1000} - \frac{1
```

#### Computer Run #7

J.P.L. Flip-Flop 65 K.C. ±15% Power Supply ±4% Resistors

#### **PARAMETER**

25

39+3

37.4+3

40.5+3

26

100+3

96+3

104+3

31

39+3

37.4+3

40.5+3

```
NomINAL
Solutions
    \underbrace{+.44461 - 3}_{+.36295} + .36295 - 3 + .13457 - 3 + .35909 - 4 + .35643 - 5 + .35546 - 3 + .76382 - 3 + .10750 + 1 + .20154 + 1 - .14500 + 0 + .12678 + 0 + .65979 - 2 + .91530 - 7
      +.25640 - 3 +.17486 - 3 +.11096 - 3 +.26128 - 4 +.10948 - 4 +.15686 - 3 +.37409 - 3 +.15300 + 1 +.17417 + 1 +.24000 - 1 +.81100 - 2 +.29792 - 2 +.46148 - 5
                                      Tzmax
      +.42716 - 3 +.36683 - 3 +.13457 - 3 +.35909 - 4 +.43699 - 5 +.35820 - 3 +.74781 - 3 +.11900 + 1 +.20154 + 1 -.25000 - 1 +.12412 + 0 +.65265 - 2 +.10381 - 6
      +.26180 - 3 +.11966 - 3 +.11096 - 3 +.26128 - 4 +.11240 - 4 +.13266 - 3 +.35551 - 3 +.16850 + 1 +.17417 + 1 -.96000 - 1 +.77005 - 2 +.28932 - 2 +.43597 - 5
      Tamin
      +.30043 - 3 +.20222 - 3 +.97531 - 4 +.24629 - 4 +.10353 - 4 +.18654 - 3 +.45006 - 3 +.13700 + 1 +.18856 + 1 -.25600 + 0 +.97998 - 2 +.31847 - 2 +.40196 - 5
      +.39020 - 3 +.32402 - 3 +.13951 - 3 +.39346 - 4
+.31387 - 3 +.66624 - 3 +.12350 + 1 +.19728 + 1
+.11055 + 0 +.61523 - 2 +.12017 - 6
      +.30043 - 3 +.20222 - 3 +.10561 - 3 +.23685 - 4 +.10353 - 4 +.18654 - 3 +.45006 - 3 +.13700 + 1 +.17867 + 1 -.25600 + 0 +.97927 - 2 +.32150 - 2 +.40196 - 5
                                                                                                                 Ismay
      +.37220 - 3 +.26966 - 3 +.13457 - 3 +.34066 - 4 +.13674 - 4 +.24447 - 3 +.56876 - 3 +.16850 + 1 +.22072 + 1 -.80000 - 2 +.51361 - 1 +.56171 - 2 +.64600 - 5
      +.30819 - 3 +.23752 - 3 +.11096 - 3 +.28101 - 4 +.39611 - 5 +.23829 - 3 +.51596 - 3 +.11900 + 1 +.15523 + 1 -.11300 + 0 +.20728 - 1 +.34927 - 2 +.27414 - 8
```

7/13/64

344 +.43750 - 3 +.36683 - 3 +.13457 - 3 +.35909 - 4 +.42612 - 5 7/13/69 +.36790 - 3 +.77710 - 3 +.11900 + 1 +.20154 + 1 -.14500 + 0 tis %.  $162 me \times$ +.25220 - 3 +.14966 - 3 +.11096 - 3 +.26128 - 4 +.76799 - 5 +.11847 - 3 +.32528 - 3 +.16850 + 1 +.17417 + 1 +.24000 - 1 +.70340 - 2 +.29767 - 2 +.79969 - 6 $f_{b}$ ,  $f_{b}$  + .43750 - 3 + .36683 - 3 + .13457 - 3 + .35909 - 4 + .39834 - 5 + .36762 - 3 + .64751 - 2 + .25019 - 7 +.25220 - 3 +.14966 - 3 +.11096 - 3 +.26128 - 4 +.80049 - 5 +.11080 - 3 +.29756 - 2 +.79135 - 6+.37220 - 3 +.26966 - 3 +.13457 - 3 +.34066 - 4 +.72755 - 5 +.24560 - 3 +.57630 - 3 - 16850 + 1 +.22072 + 1 -.13500 + 0 +.52044 - 1 +.55914 - 2 +.61687 - 6 $12^{-10}$  +.30819 - 3 +.23752 - 3 +.11096 - 3 +.27815 - 4 +.75796 - 5 +.21720 - 3 +.49125 - 3 +.11900 + 1 +.15797 + 1 +.14000 - 1 +.19728 - 1 +.34883 - 2 +.21850 - 5 +.37220 - 3 +.26966 - 3 +.13457 - 3 +.36062 - 4 +.72755 - 5 +.24560 - 3 +.57630 - 3 +.16850 + 1 +.52042 - 1 +.56029 - 2 +.61687 - 64.30819 - 3 + .23752 - 3 + .11096 - 3 + .26512 - 4 + .65585 - 5 4.19813 - 1 + .34871 - 2 + .21850 - 5 $\sqrt{\frac{1000}{1000}} = \frac{1000}{1000} = \frac{1000}{1$ 4.3750 - 3 + .36683 - 3 + .13457 - 3 + .35909 - 4 + .39834 - 5 + .36762 - 3 + .77710 - 3 + .11900 + 1 + .26154 + 1 -.11300 + 0 + .12898 + 0 + .64751 - 2 + .25019 - 7

4.44 +.25220 - 3 +.14966 - 3 +.11096 - 3 +.26128 - 4 +.80049 - 5 +.11880 - 3 +.32528 - 3 +.16850 + 1 +.17417 + 1 -.80000 - 2 +.29756 - 2 +.79135 - 6 +.44461 - 3 +.38106 - 3 +.15107 - 3 +.39346 - 4 +.33024 - 5 +.36931 - 3 +.77744 - 3 +.10250 + 1 +.19728 + 1 +.14000 - 1 +.69453 - 2 +.13732 - 6+.25640 - 3 +.15806 - 3 +.97531 - 4 +.23685 - 4 +.10549 - 4 +.14292 - 3 +.36106 - 3 +.15800 + 1 +.17867 + 1 -.13500 + 0 +.78388 - 2 +.27631 - 2 +.38819 - 5+.37220 - 3 +.26966 - 3 +.13457 - 3 +.34066 - 4 +.12879 - 4 +.24420 - 3 +.56929 - 3 +.16850 + 1 +.22072 + 1 +.24000 - 1 +.51409 - 1 +.56183 - 2 +.65281 - 5+.30819 - 3 +.23752 - 3 +.11096 - 3 +.27815 - 4 +.57274 - 5 +.23757 - 3 +.51347 - 3 +.11900 + 1 +.15797 + 1 -.14500 + 0 +.20627 - 1 +.34864 - 2 -.53191 - 9

7/13/64

## RUN # 8

PARAMETER 25 39+3 37.4+3 40.5+3 26 100+3 96+3 104+3 31 39+3 37.4+3 40.5+3 32 5 4.75 5.25 33

3

7/13/64
JPL Flip Flop
65 K.C.
+ 5% Power Supply
+ 4% Resistors

```
T_{4}
T_{5}
T_{4}
T_{5}
T_{4}
T_{5}
T_{5}
T_{4}
T_{5}
T_{5
+.38405 - 3 + .32373 - 3 + .12222 - 3 + .32449 - 4 + .43392 - 5 + .31795 - 3 + .66737 - 3 + .11900 + 1 + .18753 + 1 -.25000 - 1 + .11076 + 0 + .53405 - 2 + .73118 - 7
      +30180 - 3 + 18966 - 3 + 12433 - 3 + 29876 - 4 + 11878 - 4 + 17017 - 3 + 42926 - 3 + 16850 + 1 + 18819 + 1 - 96000 - 1 + 93092 - 2 + 37762 - 2 + 49974 - 5
      +.35020 - 3 +.28402 - 3 +.13770 - 3 +.33833 - 4 +.35623 - 5 +.27672 - 3 +.59201 - 3 +.12350 + 1 +.17313 + 1 +.13500 + 0 +.98222 - 1 +.50759 - 2 +.89484 - 7
      +.34353 - 3 +.24532 - 3 +.10988 - 3 +.28377 - 4 +.10991 - 4 +.22716 - 3 +.53002 - 3 +.13700 + 1 +.20258 + 1 -.25600 + 0 +.11546 - 1 +.41266 - 2 +.46573 - 5
      +.35020 - 3 +.28402 - 3 +.12716 - 3 +.35598 - 4 +.35623 - 5 +.27672 - 3 +.59201 - 3 +.12350 + 1 +.18326 + 1 +.13500 + 0 +.98231 - 1 +.50298 - 2 +.89484 - 7
      +.34353 - 3 +.24532 - 3 +.11898 - 3 +.27145 - 4 +.10991 - 4 +.22716 - 3 +.53002 - 3 +.13700 + 1 +.19269 + 1 -.25600 + 0 +.11539 - 1 +.41640 - 2 +.46573 - 5
       +.33220 - 3 +.22966 - 3 +.12222 - 3 +.30606 - 4 +.13036 - 4 +.20695 - 3 +.49477 - 3 +.16850 + 1 +.20670 + 1 -.80000 - 2
```

+.21225 - 1 +.43037 - 2 +.27716 - 5

+.35460 - 3 +.24246 - 3 +.12222 - 3 +.30606 - 4 +.71361 - 5
+.22384 - 3 +.54150 - 3 +.15250 + 1 +.20670 + 1 (-.41500 + 0)

4.44 + 48907 - 1 + 46907 - 2 + 47745 - 6 4.39440 - 3 + .32373 - 3 + .12222 - 3 + .32449 - 4 + .42634 - 5 + .32191 - 3 + .68512 - 3 + .11900 + 1 + .18753 + 1 -.11300 + 0 + .11371 + 0 + .53561 - 2 + .30508 - 6+.29220 - 3 +.18966 - 3 +.12433 - 3 +.29876 - 4 +.79268 - 5 +.16184 - 3 +.41153 - 3 +.16850 + 1 +.18819 + 1 -.80000 - 2 +.89183 - 2 +.37735 - 2 +.71323 - 6+.40151 - 3 +.33795 - 3 +.13770 - 3 +.35598 - 4 +.32692 - 5 +.32930 - 3 +.69725 - 3 +.10250 + 1 +.18326 + 1 +.14000 - 1 +.11571 + 0 +.57090 - 2 +.10408 - 6 +.29640 - 3 +.19806 - 3 +.10988 - 3 +.27145 - 4 +.11137 - 4 +.18062 - 3 +.43505 - 3 +.15800 + 1 +.19269 + 1 -.13500 + 0 +.94542 - 2 +.36183 - 2 +.44706 - 5+.33220 - 3 +.22966 - 3 +.12222 - 3 +.30606 - 4 +.12241 - 4 +.20669 - 3 +.49530 - 3 +.16850 + 1 +.20670 + 1 +.24000 - 1 +.44721 - 1 +.45423 - 2 +.58903 - 5+.35129 - 3 +.28063 - 3 +.12433 - 3 +.31563 - 4 +.57580 - 5 +.27782 - 3 +.59367 - 3 +.11900 + 1 +.17199 + 1 -.14500 + 0 +.23853 - 1 +.44673 - 2

#### APPENDIX D TABLE I

# 2N914 (Q3) LOW CURRENT $V_{\mbox{\scriptsize be}}$ AND $I_{\mbox{\scriptsize b}}$ MEASUREMENTS

		25 <sup>0</sup> (		+80°	С	<b>-</b> 10 <sup>0</sup>	С	
TR	IC	Ib	$v_{be}$	$I_b$	V <sub>be</sub>	Ιb	V <sub>be</sub>	$V_{ce} = 2v$
<u>#</u>	μa.	<u>µa.</u>	mv	<u>µa.</u>	mv.	<u>иа.</u>	mv.	
2	1.0	0.2	503		344		579	
	10		566			1.3	632	
	20	1.2	582			1.9	644	
	30	1.6	592			2.4	653	
<b>\</b>	50		603	1.0		3.4		
,	100	3.8	621	1.9	49 /	5.4	582	
6	1.0	0.3	489			0.2	563	
	10	0.8		0.2		1.1	619	
	20	1.1		0.4		1.7	638	
	30			0.5		2.1	646	
	50	2.0	595	0.8	465	3.0	659	
	100	3,3	614	1.6	489	4.8	676	
7	1.0	0.2	502		354	.35	568	
	10	1.7	570	0.5	427	2.5	624	
	20	2.4	585	0.85	446	4.0	644	
	30	3.2	596	1.2	460	5.0	653	
	50	4 . 4	606	1.9	477	6.8	667	
	100	7.1	624	3.4	499	10.8	684	
10	1 , 0		452		337	0.4	561	Conclusions:
	10	0,3	560		410	0.6	610	1. +0.3v seems to be
	20	0.4	574	0 2	438	0.9	633	quite safe as an
	30	0.6	584	0.3		1.1	642	upper limit on the
	50	0.9	597	0.5		1.5		forward bias of an
	100	1.6	614	1.0		2.5	673	OFF transistor, ie.
		_,,	<del></del> ·	_, _		•		$I_c < 1 \mu a$ .
								, ,

## Meters Used

 $I_c - TM - 0064$ I<sub>b</sub> - TP - 0101 V<sub>be</sub> - ND - 0163 V<sub>ce</sub> - TP - 0001

## 2. Vbe and hFE data (Q3) used in subsequent computer

runs.

Tabulation of  $I_b$ , at fixed Collector currents and at  $V_{ce} = 0.3v$  from data plotted **on** the 2N914.


TABLE II

TR#	I <sub>c</sub> Ma.	I <sub>b</sub> Ma.	$I_c/I_b$	°C	I <sub>C</sub> Ma.	I <sub>b</sub> Ma.	B <sub>6</sub> I <sub>c</sub> / <sub>b</sub> I
1	10	0.18	55.5	25	6	0.11	54.5
2	10	0.215	46.5		6	0.13	46.2
3	10	.195	51.3		6	.117	51.3
4	10	.100	100		6	.060	100
5	10	.120	83.4		6	.072	83.5
6	10	.155	69.5		6	.096	62.4
7	10	. 284	35.2		6	.185	32.5
8	10	.140	71.4		6	.086	69.8
9	10	.160	62.5		6	.100	60.0
10	10	.118	84.7		6	.070	85.8
	+8	0°C		+80°C		+80°C	
TR#			****				
7	10	. 255	39.2		6	.160	37.5
10	10	.130	77.0		6	.078	76.9
	-1	0°C		-10°C		-10°C	
7	10	.370	27.0		6	. 234	25.6
10	10	.310	32.3		6	.142	42.2

TABLE III

2N914 Nonsaturated and Saturated Beta Measurements @ -10°C

				<del></del>			·		• • • • • • • • • • • • • • • • • • • •	
	I <sub>b</sub> (ma)									
I <sub>c</sub> V <sub>ce</sub>	TR #	TR #	TR #	TR # 4	TR #	TR #	TR #	TR #	TR # 9	TR #
6ma .2V Beta	.210 28.6	.300	.260 23.1	.160 37.5	.160 37.5	. 200	.320 18.8		.210 28.6	.150 40
6ma .3V	.130	.180	.150	.080	.100	.140	.240		.108	.077
Beta	46	33.4	40	75	60	42.8	25		55.6	78
6ma 2.0V	.110	.135	.120	.060	.078	.110	.200		.110	.080
Beta	54.5	44.5	50	100	77	54.5	30		54.5	75
6ma 5.0V	.100	.120	.110	.050	.060	.090	.170		.090	.060
Beta	60	50	54.5	120	100	66.6	35.2		66.6	100
10ma .2V	.380	.460	.410	.220	.270	.320	.460		.360	.235
Beta	26.4	21.7	24.4	45.5	37.0	31.3	21.7		27.8	42.5
10ma .3V	.200	.260	.240	.120	.135	.200	.350		.200	.135
Beta	50	38.5	41.7	83.4	74.0	50	28.6		50	74.0
10ma 2.0V	.175	.225	.215	.090	.110	.165	.320		.170	.120
Beta	57.2	44.5	46.5	111	91.0	60.5	31.3		58.8	83.4
10ma 5.0V	.160	.200	.190	.085	.100	.150	.160		.145	.100
Beta	62.5	50	52.6	118	100	66.6	62.5		69.0	100



 $\begin{array}{c} \underline{\text{TABLE IV}} \\ \\ \text{V}_{F} \text{ MEASUREMENTS FDS 643 DIODES} \end{array}$ 

Diode #	I <sub>F</sub>	25°C V <sub>F</sub>	+80°C V <sub>F</sub>	-10°C V <sub>F</sub>	
	<del>/ 10</del>				
1.	0.1	153	20.3	265	Ammeter - Keithley Instr.
	0.5	239	63	338	IC# TP 0004
	1.0	275	89	364	Due Date Next Cal
$\mathtt{D}_1$ minimum	2.0	299	138	401	11/13/64
operating point	<b>→</b> 4.0	340	169	426	
	10.0	384	223	466	Voltmeter - J. Fluke IC ND-0163
					Due Date Next Cal
2.	0.1	157	20.3	268	8/22/64
	0.5	233	63	346	
	1.0	276	89	364	Power Supply - Power Design
	2.0	299	136	399	IC# TG 0002
	4.0	341	173	425	
	10.0	387	224	468	
3.	0.1	149	20.5	268	
	0.5	227	64	343	
	1.0	264	91	365	
	2.0	300	134	397	
	4.0	333	174	426	
	10.0	379	224	468	

Diode Data used to get Fwd. voltage of D1 and T.C., for computer run of Flip-Flop

TABLE V

D.C. Bias Measurements - J.P.L. Flip-Flop 500 D.C.,  $\pm 1\%$  resistors R13 and R14 added All diodes FDS-643 All transistors 2N914

				Flip-Flo	op "o" si	lde ON	Flip-Fl	op "1"	side ON
T <sup>O</sup>	Vcc + volts	V <sub>b</sub>	RL ohms	V <sub>11</sub> volts	V <sub>2o</sub> volts	V <sub>To</sub> volts	V <sub>lo</sub> volts	V <sub>21</sub> volts	v <sub>T1</sub> *
25°C	5 5	3 3	500	140 060	1.260 1.435	1.880 1.920	100 030	1.350 1.435	1.500 1.600
	4.25 4.25	2.55 2.55	500	140 060	1.340 1.410	1.58 1.65	100 030	1.250 1.415	1.220 1.300
	5.75 5.75	3.45 3.45	500	140 060	1.360 1.440	2.00 2.10	110 030	1.36 1.44	1.620 1.700
	5 5	3 3	500	+.080 +.170	1.120 1.200	1.720 1.780	+.140 +.225	1.12 1.205	1.450 1.500
+80°C	4.25 4.25	2.55 2.55	500	080 162	1.110 1.195	1.500 1.580	+.140 +.240	1.110 1.180	
	5.75 5.75	3.45 3.45	500	+.081 +.172	1.130 1.215	1.940 2.000	+.142 +.240	1.120 1.200	
	5 5	3 3	500	240 17 <b>0</b>	1.490 1.499	1.890 1.910	220 135	1.470 1.490	
	4.25 4.25	2.55 2.55	500	220 160	1.460 1.480	1.650 1.700	205 140	1.460 1.480	
-10°C	5.75 5.75	3.45 3.45	500	<b></b> 222	1.470 1.500	2.090 2.150	215 142	1.480 1.500	

Power Supplies - Power Design IC# TG-0002 - IC# TG-0021 Voltmeter - RCA - Voltohmist <u>+</u>3% TG-0026

<sup>\*</sup> Shorted diode (D<sub>6</sub>), nullified the  $V_{T1}$  values measured. Considering that D<sub>6</sub> should have resulted in at least 0.4 volts at the highest temperature it can be seen that for all cases tested,  $V_{T}$  V<sub>2</sub> is positive, ie., the input diodes are back biased by at least 0.2 volts.

TABLE VI

Tabulation of 2N914 Flip-Flop Operating Voltages\*

	Data S	Source	Paramet	er	Suggested Spec.  Operating Point @80°C	Suggested Spec. Limits
From	Plots	Appendix D	$v_{\text{be}_3}$	=	$0.437v. @ I_c = 20 \mu a.$	0.410
From	Table	IV	$v_{D_1}$	=	0.169v. @ 4.0 m a.	0.150 0.560
From	Plots	Appendix D	$v_{ce_2}$	=	0.180v. @ $I_c = 0.4$ ma. $I_b = 0.12$ ma.	0.20
From	Plots	Appendix D	•		0.650v. @ $I_c = 6$ ma. $I_b = 0.3$ ma.	0.69
			V <sub>1</sub> =	0.89	9v 0.56v. = 0.33v.*	

The data table I shows that at 0.33v. maximum, the collector current of  $Q_4$  will be less than  $1\,\mu$  a. To increase  $I_c$  of  $Q_4$  to even  $20\,\mu$  a will take an additional 0.1 volts.

<sup>\*</sup> Purpose of this table is to show the worst values for diode and transistor voltages measured along with a suggested specification limit on these voltages (which includes a tolerance added to the measured values). These specification limits will guarantee that when either  $Q_1$  or  $Q_4$ , F/F are to be OFF, they will be OFF.

TABLE VII

Measurement of Noise Immunity - Flip Flop

Temp.	V <sub>T</sub> (Set) volts	V <sub>2</sub> (Meas.) volts	V <sub>T</sub> -V <sub>2</sub> (Calc.) volts	V <sub>1</sub> (Meas.) volts	$t_f$	Pulse Va. c. peak to peak
-10 <sup>0</sup> C	1.5	1.5	0.0*	-0.2	0.1	2.3
	1.5	1.5	0.0	-0.2	0.2	2.6
	1.5	1,5	0.0	-0.2	0.4	3.2
	1.5	1.5	0.0	-0.2	1.0	4.75 (would not trigger)
+80°C	1.6**	1,35	+0.25	+0.17	0.1	2.2
	1.6	1.35	+0.25	+0.17	0.2	2.6
	1.6	1.35	+0.25	+0.17	0.4	3.6
	1.6	1.35	+0.25	+0.17	1.0	4.75 (would not tiggger)

Purpose: The computer Runs show the D.C. voltage that must be exceeded to begin triggering the F/F. Because of the transient response of the F/F and the attenuation due to the charging of the input capacitors it will take larger noise pulses than indicated by the D.C. values to trigger the F/F. These measurements give an indication of the overall noise immunity of the F/F.

<sup>\*</sup> Computer Run #5, P. , worst case  $V_1 - V_2 = 0v$ . @ -10°C.


<sup>\*\*</sup> Computer Run #5, worst case minimum value for  $V_T = +1.6v$ .

#### TABLE VII (Cont'd.)

#### Test Conditions


- 1. R9 returned to separate power supply for independent adjustment of  $V_T$ . So that worst case computed  $V_T$ - $V_2$  could be simulated.
- 2. Vcc = +4.25v. Condition for which  $V_T$  is minimum value set in test. Also  $I_{b2}$  = min., therefore current that must be pulled through  $D_3$  to trigger F/F is minimum.
- 3.  $Q_2$  = Low gain transistor, TR #7
- 4.  $Q_3$  = High gain transistor, TR #10
- 5.  $Q_1$  and  $Q_2$  in ON state.
- 6. Output load is  $\frac{4.5v}{750}$  ohms  $\approx$  6ma. (only on  $Q_1$   $Q_2$  unloaded)
- 7. Noise wave form amplitude adjusted until occasional random triggering of F/F takes place. Then noise amplitude reduced until no triggering takes place. Amplitude at which no triggering takes place is recorded value.
- 8. Noise Pulse tf fall time negative edge
  Pw pulse width
  F noise pulse repetition rate
  Va.c. amplitude of negative edge
- 9.  $Q_1 = TR \# 2$   $Q_4 = TR \# 6$
- 10. Noise pulse width set at 10usec., repetition rate of Noise signal 50K.C.

At  $25^{\circ}\text{C.}$ ,  $V_{\text{cc}} = 5.75\text{v.}$ ,  $V_{\text{T}} = \text{max.} = +2.3$  volts, the input signals required for solid triggering versus input  $t_{\text{f}}$  were measured as:  $t_{\text{f}} = 0.1\text{usec.}$  Va.c.  $\geqslant 2.7\text{v.}$ ,  $t_{\text{f}} = 0.2\text{usec.}$  Va.c.  $\geqslant 3.1\text{v.}$   $t_{\text{f}} = 0.4\text{usec.}$  Va.c. = 3.9v. (Note: Input signal @Vcc = 5.75v. will be about 5.5 volts. At  $25^{\circ}\text{C}$ , Vcc = 4.25v.,  $V_{\text{T}} = 1.75\text{v.}$ ,  $t_{\text{f}} = 0.1\text{usec.}$  Va.c.  $\geqslant 2.8\text{v.}$ ,  $t_{\text{f}} = 0.2\text{usec.}$  Va.c.  $\geqslant 3.0\text{v.}$ ,  $t_{\text{f}} = 0.4\text{usec.}$  Va.c.  $\geqslant 3.6\text{v.}$ 




$$C_s = 100 pf$$


Output  $t_r = 0.09 \mu \text{ sec.}$ 



I"o" = 
$$200 \mu a$$
  
Input  $t_r$  =  $0.2 \mu sec.$   
Output  $t_f$  =  $0.5 \mu sec.$   
 $t_{od}$  =  $0.16 \mu sec.$ 




I"o" = 
$$200 \, \mu$$
a  
Input  $t_r$  =  $0.2 \, \mu$  sec.  
Output  $t_f$  =  $0.5 \, \mu$  sec.  
 $t_{od}$  =  $0.16 \, \mu$  sec.



I"o" = 200 
$$\mu$$
 a

 $C_s$  = 100 pf


Output  $t_f$  = 3  $\mu$  sec.



I"o" = 200 
$$\mu$$
 a

 $C_s = 100 \text{ pf}$ 


Output  $t_{od} = 0.18 \mu \text{ sec.}$ 



Input 
$$t_r = 0.16 \mu \text{ sec.}$$

Output 
$$t_f = 0.05 \mu \text{ sec.}$$


$$t_{od} = 0.18 \, \mu \, \text{sec.}$$




Input 
$$t_r = 0.25 \, \mu \, \text{sec.}$$

Output 
$$t_r = 0.12 \,\mu \,\mathrm{sec.}$$

$$t_{dr} = 15 \text{ nsec.}$$



I"o" = 
$$200 \mu$$
 a  
Input  $t_r = 0.25 \mu$  sec.  
Output  $t_f = 0.08 \mu$  sec.  
 $t_{d_r} = 15$  nsec.




$$I''o'' = 10 ma.$$


Input 
$$t_r = 0.16 \mu \text{ sec.}$$

Output 
$$t_f = 0.05 \mu \text{ sec.}$$

$$t_{od} = 0.18 \mu \text{ sec.}$$




Output 
$$t_d = 0.15 \mu sec.$$




# F/F

Output 
$$t_r = 60 \text{ nsec.}$$




$$F/F$$


$$I''o'' = 500 \mu a$$
Output  $t_f = 2 \mu sec.$ 




F/F 
$$I''o'' = 10 \text{ ma.}$$
 Output  $t_r = 0.5 \text{ // sec.}$ 



$$F/F$$
 $I''o'' = 500 \mu a$ 
 $Input t_r = 100 \text{ nsec.}$ 
 $Output t_f = 1 \mu \text{ sec.}$ 




$$F/F$$
 $I''o'' = 500 \mu a$ 
 $t_d = 0.16 \mu sec.$ 



F/F


$$I''o'' = 500 \mu a$$
Output  $t_r = 50 \text{ nsec.}$ 



F/F


$$I''o'' = 500 \mu a$$


$$C_s = 100 pf$$
Output  $t_r = 60 \text{ nsec.}$ 





F/F


500 KC Operation
































#### APPENDIX E




Figure 34

#### 1. Turn ON Delay

Delay caused by:

1. Emitter and collector depletion layers are partially discharged. Emitter base was charged to  $-V_{\rm in}$ ; Collector base was charged  $V_{\rm cc}$  +  $V_{\rm in}$ .

a. A charge  $Q_E$  is supplied to the emitter junction capacitance  $\longrightarrow f(V_{\rm beo})$ .

b. A charge  $Q_{\bf cd}$  is supplied to the collector junction. This charge supplied, reduces the voltage across junction from  $V_{\bf cc}$  -  $(-V_{\bf in})$   $V_{\bf cc}$ .

Total charge Qin supplied to the transistor during delay time.

$$Q_{in} = Q_e + Q_{ed}$$

Assuming the input waveform is a current ramp driving the circuit in Figure 34, then

$$i = \frac{I_b}{t_r} t \text{ for } t_r > 0$$

$$Q_{in} = I_b \begin{pmatrix} t \\ t \\ 0 \end{pmatrix} \begin{pmatrix} t \\ t_r \end{pmatrix} d_t = \frac{I_b t^2}{2 t_r}$$

The output delay time may be either less than or greater than the input rise time.

For 
$$t_{dr}$$
  $t_{ri}$  
$$Q_{in} = \frac{I_b t^2}{2 t_r} = Q_e + Q_{cd}$$
 
$$t_{dr} = \frac{2 t_r}{I_b} (Q_e + Q_{cd})$$
 Equation 1

For 
$$t_{dr}$$
  $t_{ri}$ 

$$Q_{in} = I_{b} \frac{t_{r}}{o} \frac{t}{t_{r}} dt + I_{b} \frac{t}{t_{ri}} dt = \underline{I_{b} t_{r}} + I_{b} (t - t_{ri})$$

$$= I_{b} (t - \underline{t_{r}}) = Q_{e} + Q_{cd}$$

$$t_{dr} = \underline{Q_{e} + Q_{cd}} + \underline{t_{ri}}$$

$$Q_{e} = V_{be} \text{ on }$$

$$C_{ib} (v) dv$$

$$V_{be} \text{ off}$$

$$C_{ib} (v) = C_{IB} + K_{e} V$$

For a diffused junction device

$$Q_e = 1.67 K_e (V_{be_{off}} + 0.7)$$
 $K_e = C_{ib} (meas) (V_{eb} (meas) + 0.7)$ 

If  $V_{\mbox{eb}}$  (meas) and  $V_{\mbox{bcoff}}$  of circuit are made the same, then  $Q_e = 1.67 C_{ib} (meas) V_{be_{off}}$ 

$$Q_{c} = \begin{cases} V_{be \text{ on}} & C_{ob}(v) \text{ dv} \\ V_{cb} & C_{ob}(v) = C_{OB} + K_{e \text{ } v} \end{cases}$$

The linear term  $c_{\mathrm{OB}}$  must be considered if the transistor is epitaxial.

For epitaxial transistors

$$c_{ob}$$
  $v_{cb} \leq q_c \leq 1.67 c_{ob}$   $v_{cb}$ 

 ${
m Q_c} \ {
m $\sim$} \ {
m 1.2~C_{ob}} \ {
m V_{cb}} \ {
m if} \ {
m C_{ob}} \ {
m is measured near the point of}$ operation

- Output Rise Time (turn on time =  $t_r$ ): 2.
  - Collector swings from  $V_{cc}$  to  $V_{ce}$
  - Stray output capacitance is discharged.
  - 3. A charge  $Q_{\mathbf{C}}$  is supplied to the collector junction during rise time
  - A charge  $Q_{\mbox{\footnotesize{B}}}$  is supplied to the base sufficient to switch the output current.
  - 5. The collector time constant  $au_{\mathbb{C}}$  limits speed.

 $Q_{out} req_s = \frac{1}{2} \Delta I_c t_{ro} + C_s V_{cc}$ 

$$i = \int_{0}^{t_{ro}} t = \int_{0}^{t_{ro}} t = \frac{I_{c} t^{2}}{2 t_{ro}} \Big|_{0}^{t_{ro}} = \frac{1}{2} \Delta I_{c} t_{ro}$$

$$- 247 -$$

$$Q_{out} = i_c t$$

$$Q_B = T_c i_c$$

$$Q_B = \frac{2 \text{ Tc Qout}}{t}$$

$$Q_{B \text{ available}} = Q_{in} - Q_{c}$$

$$Q_{in} - Q_{c} = \frac{2 i c}{t}$$
 Qout available

$$Q_{out \text{ available}} = \frac{t}{2 \gamma_c} (Q_{in} - Q_c)$$

The time required then is that which satisfies

Q<sub>out available</sub> = Q<sub>out req</sub>.

$$\frac{t}{2 \mathcal{T}_s} \quad (Q_{in} - Q_c) = \frac{I_c t}{2} + C_s V_{cc}$$

If we assume that  $Q_{in}$  is a constant current source, i.e., input signal instantaneously reaches a steady state, then  $Q_{in} = I_b$  t

$$\frac{t}{2 c} (I_b t - Q_c) = \frac{I_c t + C_s V_{cc}}{\frac{2}{2}}$$

$$t = t_{ro} = \frac{Q_c + c I_c}{2 I_b} + \sqrt{\frac{Q_c + \gamma_c I_c}{2 I_b}^2 + \frac{2\gamma_c C_s V_{cc}}{I_b}}$$
Eq. 3

If there is no stray capacitance

$$t_{ro} = \frac{Q_c + \gamma_c I_c}{I_b}$$

The previous equation is good only for forced beta < 1/3 of normal beta. Also above did not include recombination. To include this term, let

$$I_b = I_b - 0.5 I_{bs}$$

I<sub>bs</sub>: the base current just at saturation

$$t_r = \frac{Q_c + 7 \cdot I_c}{I_{b_1} - 0.5 \cdot I_{bs}} = \frac{Q_c + Q_b}{I_{b_1} - 0.5 \cdot I_{bs}}$$
 Equation 4

For a forced beta of greater than one-third of transistor beta

$$t_r = \left[ \frac{\Upsilon_a + h_{FE} R_L Q_c}{V_{cc}} \right] \qquad \text{In} \qquad \frac{I_{b1}}{I_{b1} = I_{bs}} \qquad \text{Equation 5}$$

#### REFERENCE 2

## 3. Storage Time (t<sub>s</sub>)

During storage time, the stored charges in the base and collector regions are removed.

For planar epitaxial transistors, the following equations have proven most valid:

$$t_s = T_s$$
  $\ln \left( \frac{I_{b1} + I_{B2}}{I_{b_s} + I_{B2}} \right)$  Equation 6

Valid for 
$$I_{B_2}$$
  $<$  2  $I_{b_1}$ 

For conditions  $I_{B_2}$  >  $^2$   $I_{b_1}$ 

$$t_{s} = \frac{7 \text{ s}}{0.69} \quad \text{In} \quad \frac{I_{b_1} + I_{B_2}}{I_{b_s} + I_{B_2}}$$
 Equation 7

## 4. Turn Off (t<sub>f</sub>):

Turn off in a function of

- a.  $Q_b$  = active base charge
- b.  $Q_c$  = collector depletion region charge

Equation 8

- c.  $I_{B2} = pull$  out current
- d. Ibs = saturation current

$$t_{f} = \frac{Q_{b} + Q_{c}}{I_{B2} + 0.5 I_{bs}}$$


$$valid for I_{B2} \leq 0.1 I_{c}$$

$$t_{f} = \boxed{\frac{T_{a} + h_{FE} R_{L} Q_{c}}{V_{ec}}} \quad ln \quad \frac{I_{B2} + I_{bs}}{I_{B2}}$$

for  $I_{B2} > 0.1 I_c$ 

#### APPENDIX F

For the case of a series RC with a ramp applied, the following




equations can be written.

(Note: The ramp approximation was made in order to guarantee a worst case solution. If an exponential was assumed, more triggering voltage is available)

$$f(t) = -\frac{Et}{t_r} \qquad \text{for } t_r > t > 0 \longrightarrow -\frac{E}{t_r S^2} \text{ in the Lap-}$$

$$f(t) = 0$$
 for  $t > t_r$ 




Assuming no initial change on capacitor

$$e_{O}(s) = -\frac{(E/trS^{2}) R}{R + 1/CS} = \frac{E}{t_{r}S (S + 1/RC)}$$

Therefore:

$$e(t) = -\frac{REC}{t_r} \quad (1 - e^{-t/RC})$$

In the particular application where this equation finds use, an approximate equivalent circuit is given by




The voltage on the inside of the capacitor is a function of the A.C. current through  $R_{\mbox{eq}}$ , and I which is either/or the D.C. base current and steering current.

The voltage on the inside of the capacitor is then given by

$$e(t) = f (A.C. \text{ voltage}) + f (D.C. \text{ voltage})$$

$$= -\frac{\text{REC}}{t_r} (1 - e^{-t/RC}) + \frac{I_t}{C}$$
 Equation 10
for  $t_r > t > 0$ 

After the input edge has passed, the equivalent circuit is that of a series RC charging



$$e_{o}(t) = V_{tr} + (V_{cc} - V_{tr})$$
 (1 - e ) Equation 11

 $V_{tr}$  = voltage on inside of capacitor at time  $t_r$